- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16900 > APMOTOR56F8000E (Freescale Semiconductor)KIT DEMO MOTOR CTRL SYSTEM PDF資料下載
參數(shù)資料
| 型號： | APMOTOR56F8000E |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 105/124頁 |
| 文件大?。?/td> | 0K |
| 描述： | KIT DEMO MOTOR CTRL SYSTEM |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 附件類型： | 電機控制器 |
| 適用于相關(guān)產(chǎn)品： | DEMO56F8013，DEMO56F8013-E |
| 相關(guān)產(chǎn)品： | MC56F8006VWL-ND - DSC 16K FLASH 32MHZ 28-SOIC MC56F8006VLF-ND - DSC 16K FLASH 32MHZ 48-LQFP MC56F8006VLC-ND - DSC 16K FLASH 32MHZ 32-LQFP MC56F8002VWL-ND - DSC 12K FLASH 32MHZ 28-SOIC DEMO56F8014-E-ND - BOARD DEMO MC56F8014 W/UNIV PS DEMO56F8014-ND - BOARD DEMO MC56F8014 W/US PS DEMO56F8014-EE-ND - BOARD DEMO FOR 56F8014 DEMO56F8013-EE-ND - BOARD DEMO FOR 56F8013 MC56F8014VFAE-ND - IC DIGITAL SIGNAL CTRLR 32-LQFP MC56F8013VFAE-ND - IC DIGITAL SIGNAL CTLR 32-LQFP 更多... |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁當(dāng)前第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁
Clocks
56F8014 Technical Data, Rev. 11
Freescale Semiconductor
81
6.7 Clocks
The memory, peripheral and core clocks all operate at the same frequency (32MHz max) with the
exception of the TMR and PWM peripheral clocks, which have the option (using TCR and PCR) to operate
three times faster. The SIM is responsible for stalling individual clocks as a response to various hold-off
requests, low power modes, and other configuration parameters. The SIM has access to the following
signals from the OCCS module:
While the SIM generates the ADC peripheral clock in the same way it generates all other peripheral clocks,
the ADC standby and conversion clocks are generated by a direct interface between the ADC and the
OCCS module.
Figure 6-16 illustrates clock relationships to one another and to the various resets as the device comes out
of reset. RST is assumed to be the logical AND of all active-low system resets (for example, POR, external
reset, COP and Software reset). In the 56F8014 architecture, this signal will be stretched by the SIM for a
period of time (up to 96 MSTR_OSC clock cycles, depending upon the status of the POR) to create the
clock generation reset signal (CLKGEN_RST). The SIM should deassert CLKGEN_RST synchronously
with the negative edge of OSC_CLK in order to avoid skew problems. CLKGEN_RST is delayed 32
SYS_CLK cycles to create the peripheral reset signal (PERIP_RST). PERIP_RST is then delayed by 32
SYS_CLK cycles to create CORE_RST. Both PERIP_RST and CORE_RST should be released on the
negative edge of SYS_CLK_D as shown. This phased releasing of system resets is necessary to give some
peripherals (for example, the Flash interface unit) set-up time prior to the 56800E core becoming active.
MSTR_OSC
This comes from the input clock source mux of the OCCS. It is the output of the relaxation
oscillator or the external clock source, depending on PRECS. It is not guaranteed to be at
50% duty cycle (+ or - 10% can probably be assumed for design purposes). This clock runs
continuously, even during reset and is used for reset generation.
HS_PERF
The PLL multiplies the MSTR_OSC by 24, to a maximum of 192MHz. The ZSRC field in
OCCS selects the active source to be the PLL. This is divided by 2 and postscaled to
produce this maximum 96MHz clock. It is used without further division to produce the
high-speed (3x system bus rate) variants of the Quad Timer and PWM peripheral clocks.
This clock is disabled when ZSRC is selecting MSTR_OSC.
SYS_CLK_x2
The PLL can multiply the MSTR_OSC by 24, to a maximum of 192MHz. When the PLL is
selected by the OCCS ZSRC field, the PLL is divided by three and postscaled to produce
this maximum 64MHz clock. When MSTR_OSC is selected by the OCCS ZSRC field,
MSTR_OSC feeds SYS_CLK_x2 directly. The SIM takes this clock and divides it by two to
generate all the normal (1x system bus rate) peripheral and system clocks.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TCMD-05-S-06.00-01 | CABLE ASSEM 2MM 10POS SGL END 6" |
| 8532-09L | INDUCTOR 4.7UH POWER SMD |
| LM4040BEX3-5.0+T | IC VREF SHUNT PREC 5V SC-70-3 |
| GBC13DRAN-S734 | CONN EDGECARD 26POS .100 R/A SLD |
| LM4040BEX3-2.5+T | IC VREF SHUNT PREC 2.5V SC-70-3 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| APMP100 | 功能描述:CHEMICAL METERING PUMP. 制造商:3m 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1 |
| AP-MP3 | 制造商:Rogue Robotics 功能描述:uMP3 Playback Module 3-5 Volt MP3 PCM WAV Interface with PIC |
| APMR0016 | 功能描述:MOD APMR 3-PH VAULT DET DIN RAIL RoHS:否 類別:工業(yè)控制，儀表 >> 專用 系列:APMR 標(biāo)準(zhǔn)包裝:1 系列:PSE200 產(chǎn)品目錄頁面:2804 (CN2011-ZH PDF) 其它名稱:606-1016 |
| APMR0086 | 制造商:Red Lion Controls 功能描述:SIGNAL CONDIT MOD, 3 PH FAULT DET 380V 制造商:Red Lion Controls 功能描述:3 PHASE FAULT DETECTOR 380VAC |
| APMR0096 | 制造商:Red Lion Controls 功能描述:Relay, Analog Phase Mod, 480 制造商:Red Lion Controls 功能描述:3 PHASE FAULT DETECTOR 480VAC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。