參數(shù)資料
型號： APMOTOR56F8000E
廠商： Freescale Semiconductor
文件頁數(shù)： 97/124頁
文件大?。?/td> 0K
描述： KIT DEMO MOTOR CTRL SYSTEM
標(biāo)準(zhǔn)包裝： 1
附件類型： 電機控制器
適用于相關(guān)產(chǎn)品： DEMO56F8013，DEMO56F8013-E
相關(guān)產(chǎn)品： MC56F8006VWL-ND - DSC 16K FLASH 32MHZ 28-SOIC
MC56F8006VLF-ND - DSC 16K FLASH 32MHZ 48-LQFP
MC56F8006VLC-ND - DSC 16K FLASH 32MHZ 32-LQFP
MC56F8002VWL-ND - DSC 12K FLASH 32MHZ 28-SOIC
DEMO56F8014-E-ND - BOARD DEMO MC56F8014 W/UNIV PS
DEMO56F8014-ND - BOARD DEMO MC56F8014 W/US PS
DEMO56F8014-EE-ND - BOARD DEMO FOR 56F8014
DEMO56F8013-EE-ND - BOARD DEMO FOR 56F8013
MC56F8014VFAE-ND - IC DIGITAL SIGNAL CTRLR 32-LQFP
MC56F8013VFAE-ND - IC DIGITAL SIGNAL CTLR 32-LQFP
更多...
56F8014 Technical Data, Rev. 11
74
Freescale Semiconductor
11 = T3 — Timer Channel 3 input/output
6.3.8.13
Configure GPIOA4[1:0] (CFG_A4)—Bits 1–0
These bits select the alternate function for GPIOA4.
00 = PWM4 — PWM4 output
01 = PWM4 — PWM4 output
10 = FAULT1 — PWM FAULT1 input
11 = T2 — Timer Channel 2 input/output
Note:
When programming the CFG_* signals be careful so as not to connect two different I/O pins to the
same peripheral input. For example, do not set CFG_B7 to select SCL and also set CFG_B0 to select
SCL. If this occurs for an output signal, then the signal will be routed to two I/O pins. For input
signals, the values on the two I/O pins will be ORed together before reaching the peripheral.
6.3.9
Peripheral Clock Enable Register (SIM_PCE)
The Peripheral Clock Enable register is used to enable or disable clocks to the peripherals as a power
savings feature. The clocks can be individually controlled for each peripheral on the chip. The
corresponding peripheral should itself be disabled while its clock is shut off.
Figure 6-11 Peripheral Clock Enable Register (SIM_PCE)
6.3.9.1
I2C Clock Enable (I2C)—Bit 15
0 = The clock is not provided to the I2C module (the I2C module is disabled)
1 = Clocks to the I2C module are enabled
6.3.9.2
Reserved—Bit 14
This bit field is reserved or not implemented. It is read as 0 and cannot be modified by writing.
6.3.9.3
Analog-to-Digital Converter IPBus Clock Enable (ADC)—Bit 13
0 = The clock is not provided to the ADC module (the ADC module is disabled)
1 = Clocks to the ADC module are enabled
6.3.9.4
Reserved—Bits 12–7
This bit field is reserved or not implemented. It is read as 0 and cannot be modified by writing.
6.3.9.5
Timer Clock Enable (TMR)—Bit 6
0 = The clock is not provided to the Quad Timer module (the Quad Timer module is disabled)
Base + $C
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Read
I2C
0
ADC
0
TMR
0
SCI
0
SPI
0
PWM
Write
RESET
0
00
0
000
0
相關(guān)PDF資料
PDF描述
TCMD-05-S-06.00-01 CABLE ASSEM 2MM 10POS SGL END 6"
8532-09L INDUCTOR 4.7UH POWER SMD
LM4040BEX3-5.0+T IC VREF SHUNT PREC 5V SC-70-3
GBC13DRAN-S734 CONN EDGECARD 26POS .100 R/A SLD
LM4040BEX3-2.5+T IC VREF SHUNT PREC 2.5V SC-70-3
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
APMP100 功能描述:CHEMICAL METERING PUMP. 制造商:3m 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1
AP-MP3 制造商:Rogue Robotics 功能描述:uMP3 Playback Module 3-5 Volt MP3 PCM WAV Interface with PIC
APMR0016 功能描述:MOD APMR 3-PH VAULT DET DIN RAIL RoHS:否 類別:工業(yè)控制，儀表 >> 專用 系列:APMR 標(biāo)準(zhǔn)包裝:1 系列:PSE200 產(chǎn)品目錄頁面:2804 (CN2011-ZH PDF) 其它名稱:606-1016
APMR0086 制造商:Red Lion Controls 功能描述:SIGNAL CONDIT MOD, 3 PH FAULT DET 380V 制造商:Red Lion Controls 功能描述:3 PHASE FAULT DETECTOR 380VAC
APMR0096 制造商:Red Lion Controls 功能描述:Relay, Analog Phase Mod, 480 制造商:Red Lion Controls 功能描述:3 PHASE FAULT DETECTOR 480VAC
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*