參數(shù)資料
型號(hào): APMOTOR56F8000E
廠商: Freescale Semiconductor
文件頁數(shù): 93/124頁
文件大?。?/td> 0K
描述: KIT DEMO MOTOR CTRL SYSTEM
標(biāo)準(zhǔn)包裝: 1
附件類型: 電機(jī)控制器
適用于相關(guān)產(chǎn)品: DEMO56F8013,DEMO56F8013-E
相關(guān)產(chǎn)品: MC56F8006VWL-ND - DSC 16K FLASH 32MHZ 28-SOIC
MC56F8006VLF-ND - DSC 16K FLASH 32MHZ 48-LQFP
MC56F8006VLC-ND - DSC 16K FLASH 32MHZ 32-LQFP
MC56F8002VWL-ND - DSC 12K FLASH 32MHZ 28-SOIC
DEMO56F8014-E-ND - BOARD DEMO MC56F8014 W/UNIV PS
DEMO56F8014-ND - BOARD DEMO MC56F8014 W/US PS
DEMO56F8014-EE-ND - BOARD DEMO FOR 56F8014
DEMO56F8013-EE-ND - BOARD DEMO FOR 56F8013
MC56F8014VFAE-ND - IC DIGITAL SIGNAL CTRLR 32-LQFP
MC56F8013VFAE-ND - IC DIGITAL SIGNAL CTLR 32-LQFP
更多...
56F8014 Technical Data, Rev. 11
70
Freescale Semiconductor
The lower four bits of the GPIO A register can function as GPIO, PWM, or as additional clock output
signals. GPIO has priority and is enabled/disabled via the GPIOA_PEREN. If GPIOA[3:0] are
programmed to operate as peripheral outputs, then the choice between PWM and additional clock outputs
is done here in the CLKOUT. The default state is for the peripheral function of GPIOA[3:0] to be
programmed as PWM. This can be changed by altering PWM3 through PWM0.
Figure 6-8 CLKO Select Register (SIM_CLKOUT)
6.3.7.1
Reserved—Bits 15–10
This bit field is reserved or not implemented. It is read as 0 and cannot be modified by writing.
6.3.7.2
PWM3—Bit 9
0 = Peripheral output function of GPIOA[3] is defined to be PWM3
1 = Peripheral output function of GPIOA[3] is defined to be the Relaxation Oscillator Clock
6.3.7.3
PWM2—Bit 8
0 = Peripheral output function of GPIOA[2] is defined to be PWM2
1 = Peripheral output function of GPIOA[2] is defined to be the system clock
6.3.7.4
PWM1—Bit 7
0 = Peripheral output function of GPIOA[1] is defined to be PWM1
1 = Peripheral output function of GPIOA[1] is defined to be two times the rate of the system clock
6.3.7.5
PWM0—Bit 6
0 = Peripheral output function of GPIOA[0] is defined to be PWM0
1 = Peripheral output function of GPIOA[0] is defined to be three times the rate of the system clock
6.3.7.6
Clockout Disable (CLKDIS)—Bit 5
0 = CLKOUT output is enabled and will output the signal indicated by CLKOSEL
1 = CLKOUT is 0
6.3.7.7
Clockout Select (CLKOSEL)—Bits 4–0
Selects clock to be muxed out on the CLKO pin.
00000 = Reserved for factory test—Continuous system clock
01001 = Reserved for factory test—OCCS MSTR OSC clock
01011 = Reserved for factory test—ADC clock
01100 = Reserved for factory test—JTAG TCLK
Base + $A
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Read
0
PWM
3
PWM
2
PWM1PWM0
CLK
DIS
CLKOSEL
Write
RESET
0
000
0
1
0
相關(guān)PDF資料
PDF描述
TCMD-05-S-06.00-01 CABLE ASSEM 2MM 10POS SGL END 6"
8532-09L INDUCTOR 4.7UH POWER SMD
LM4040BEX3-5.0+T IC VREF SHUNT PREC 5V SC-70-3
GBC13DRAN-S734 CONN EDGECARD 26POS .100 R/A SLD
LM4040BEX3-2.5+T IC VREF SHUNT PREC 2.5V SC-70-3
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
APMP100 功能描述:CHEMICAL METERING PUMP. 制造商:3m 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1
AP-MP3 制造商:Rogue Robotics 功能描述:uMP3 Playback Module 3-5 Volt MP3 PCM WAV Interface with PIC
APMR0016 功能描述:MOD APMR 3-PH VAULT DET DIN RAIL RoHS:否 類別:工業(yè)控制,儀表 >> 專用 系列:APMR 標(biāo)準(zhǔn)包裝:1 系列:PSE200 產(chǎn)品目錄頁面:2804 (CN2011-ZH PDF) 其它名稱:606-1016
APMR0086 制造商:Red Lion Controls 功能描述:SIGNAL CONDIT MOD, 3 PH FAULT DET 380V 制造商:Red Lion Controls 功能描述:3 PHASE FAULT DETECTOR 380VAC
APMR0096 制造商:Red Lion Controls 功能描述:Relay, Analog Phase Mod, 480 制造商:Red Lion Controls 功能描述:3 PHASE FAULT DETECTOR 480VAC