參數(shù)資料
型號: APMOTOR56F8000E
廠商: Freescale Semiconductor
文件頁數(shù): 47/124頁
文件大?。?/td> 0K
描述: KIT DEMO MOTOR CTRL SYSTEM
標準包裝: 1
附件類型: 電機控制器
適用于相關產(chǎn)品: DEMO56F8013,DEMO56F8013-E
相關產(chǎn)品: MC56F8006VWL-ND - DSC 16K FLASH 32MHZ 28-SOIC
MC56F8006VLF-ND - DSC 16K FLASH 32MHZ 48-LQFP
MC56F8006VLC-ND - DSC 16K FLASH 32MHZ 32-LQFP
MC56F8002VWL-ND - DSC 12K FLASH 32MHZ 28-SOIC
DEMO56F8014-E-ND - BOARD DEMO MC56F8014 W/UNIV PS
DEMO56F8014-ND - BOARD DEMO MC56F8014 W/US PS
DEMO56F8014-EE-ND - BOARD DEMO FOR 56F8014
DEMO56F8013-EE-ND - BOARD DEMO FOR 56F8013
MC56F8014VFAE-ND - IC DIGITAL SIGNAL CTRLR 32-LQFP
MC56F8013VFAE-ND - IC DIGITAL SIGNAL CTLR 32-LQFP
更多...
Pin Descriptions
56F8014 Technical Data, Rev. 11
Freescale Semiconductor
29
3.5 Pin Descriptions
3.5.1
External Reference (GPIOB6 / RXD / SDA / CLKIN)
After reset, the internal relaxation oscillator is selected as the clock source for the chip. The user then has
the option of switching to an external clock reference by enabling the PRECS bit in the OCCS Oscillator
Control register, if desired.
Part 4 Memory Map
4.1 Introduction
The 56F8014 device is a 16-bit motor-control chip based on the 56800E core. It uses a Harvard-style
architecture with two independent memory spaces for Data and Program. On-chip RAM is used in both
spaces and Flash memory is used only in Program space.
This section provides memory maps for:
Program Address Space, including the Interrupt Vector Table
Data Address Space, including the EOnCE Memory and Peripheral Memory Maps
On-chip memory sizes for the device are summarized in Table 4-1. Flash memories’ restrictions are
identified in the “Use Restrictions” column of Table 4-1.
4.2 Interrupt Vector Table
Table 4-2 provides the 56F8014’s reset and interrupt priority structure, including on-chip peripherals. The
table is organized with higher-priority vectors at the top and lower-priority interrupts lower in the table.
As indicated, the priority of an interrupt can be assigned to different levels, allowing some control over
interrupt priorities. All level 3 interrupts will be serviced before level 2, and so on. For a selected priority
level, the lowest vector number has the highest priority.
The location of the vector table is determined by the Vector Base Address (VBA). Please see Section 5.5.6
for the reset value of the VBA.
By default, the chip reset address and COP reset address will correspond to vector 0 and 1 of the interrupt
vector table. In these instances, the first two locations in the vector table must contain branch or JMP
instructions. All other entries must contain JSR instructions.
Table 4-1 Chip Memory Configurations
On-Chip Memory
56F8014
Use Restrictions
Program Flash
(PFLASH)
8k x 16
Erase / Program via Flash interface unit and word writes to CDBW
Unified RAM (ram)
2k x 16
Usable by both the Program and Data memory spaces
相關PDF資料
PDF描述
TCMD-05-S-06.00-01 CABLE ASSEM 2MM 10POS SGL END 6"
8532-09L INDUCTOR 4.7UH POWER SMD
LM4040BEX3-5.0+T IC VREF SHUNT PREC 5V SC-70-3
GBC13DRAN-S734 CONN EDGECARD 26POS .100 R/A SLD
LM4040BEX3-2.5+T IC VREF SHUNT PREC 2.5V SC-70-3
相關代理商/技術參數(shù)
參數(shù)描述
APMP100 功能描述:CHEMICAL METERING PUMP. 制造商:3m 系列:* 零件狀態(tài):在售 標準包裝:1
AP-MP3 制造商:Rogue Robotics 功能描述:uMP3 Playback Module 3-5 Volt MP3 PCM WAV Interface with PIC
APMR0016 功能描述:MOD APMR 3-PH VAULT DET DIN RAIL RoHS:否 類別:工業(yè)控制,儀表 >> 專用 系列:APMR 標準包裝:1 系列:PSE200 產(chǎn)品目錄頁面:2804 (CN2011-ZH PDF) 其它名稱:606-1016
APMR0086 制造商:Red Lion Controls 功能描述:SIGNAL CONDIT MOD, 3 PH FAULT DET 380V 制造商:Red Lion Controls 功能描述:3 PHASE FAULT DETECTOR 380VAC
APMR0096 制造商:Red Lion Controls 功能描述:Relay, Analog Phase Mod, 480 制造商:Red Lion Controls 功能描述:3 PHASE FAULT DETECTOR 480VAC