- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366891 > CR16HCT5VJE9Y Microcontroller PDF資料下載
參數(shù)資料
| 型號： | CR16HCT5VJE9Y |
| 英文描述： | Microcontroller |
| 中文描述： | 微控制器 |
| 文件頁數(shù)： | 113/157頁 |
| 文件大小： | 1256K |
| 代理商： | CR16HCT5VJE9Y |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁當(dāng)前第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁
113
www.national.com
20.9.13 CAN Interrupt Pending Register (CIPND)
The CIPND register indicates any CAN Receive/Transmit In-
terrupt Requests caused by the message buffers 0..14 and
CAN error occurrences.
15
14
EIPND
IPND[14:0]
0
r
EIPND
Error Interrupt Pending — EIPND indicates the
status change of TEC/REC and will execute an
error interrupt if EIEN is set. The user has the
responsibility to reset EIPND by means of the
CICLR register.
“0”
CAN status is not changed
“1”
CAN status is changed
Buffer Interrupt Pending — IPND[14:0] bits are
set by CR16CAN following a successful trans-
mission or reception of a message to or from
message buffer 0...14, IPND14 for buffer 14
and IPND0 for buffer 0.
“0”
no interrupt pending for this message buff-
er
“1”
message buffer has generated an inter-
rupt
IPND[14:0]
20.9.14 CAN Interrupt Clear Register (CICLR)
The bits in the CICLR register separately clear all CAN inter-
rupt pending flags caused by the message buffers 0...14 and
from the Error Management Logic.
15
14
EICLR
ICLR[14:0]
0
w
EICLR
Error Interrupt Clear. The EICLR bit can clear
the EIPND bit:
“0” the contents of the EIPND bit is un-
changed
“1” the contents of the EIPND bit is reset
Buffer Interrupt Clear. The user is able to clear
the buffer interrupt pending bits by ICLR[14:0]:
“0” the contents of the respective IPND bit is
unchanged
“1” the contents of the respective IPND bit is
reset
ICLR[14:0]
20.9.15 CAN Interrupt Code Enable Register (CICEN)
The CAN Interrupt Code Enable Register (CICEN) deter-
mines whether the interrupt pending flag in IPND should be
translated into the Interrupt Code field of the CSTPND regis-
ter. All interrupt requests, CAN error and buffer 0...14 inter-
rupts can be enabled/disabled separately for the interrupt
code indication field.
15
14
EICEN
0
r/w
EICEN
Error Interrupt Code Enable:
“0”
error interrupt pending is not indicated in
the interrupt code
“1”
error interrupt pending is indicated in the
interrupt code
Buffer Interrupt Code Enable:
“0”
buffer interrupt pending is not indicated in
the interrupt code
“1”
buffer interrupt pending is indicated in the
interrupt code
ICEN[14:0]
20.9.16 CAN Status Pending Register (CSTPND)
The CAN Status Pending Register (CSTPND) contains the
status of the CAN Node and the Interrupt Code.
15
8
7
Reserved
NS[2:0]
0
r
NS[2:0]
CAN Node Status. This bits indicate the status
of the CAN node as it is described in Table 35.
IRQ,IST[3:0] Interrupt Code. This section of the Status
Pending Register represents the interrupt
source of the highest priority interrupt currently
pending and enabled in the CICEN register.
Table 36 shows the several interrupt codes for
CICEN=FFFF.
0
0
0
ICEN[14:0]
5
4
3
0
IRQ
IST[3:0]
Table 35
CAN Node Status
NS2
NS1
NS0
Node Status
0
0
0
1
1
0
1
1
0
1
0
0
1
X
X
Not Active
Error active
Error Warning Level
Error passive
Bus off
Table 36
Highest Priority Interrupt Code
(CICEN = FFFF)
CAN interrupt
request
IRQ
IST3
IST2
IST1
IST0
no request
Error interrupt
Buffer 0
Buffer 1
Buffer 2
Buffer 3
Buffer 4
Buffer 5
Buffer 6
Buffer 7
Buffer 8
Buffer 9
0
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
1
1
1
0
0
0
0
0
1
1
1
1
0
0
0
0
0
0
1
1
0
0
1
1
0
0
1
0
0
1
0
1
0
1
0
1
0
1
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CR16HCT9 | |
| CR16HCT9VJE7 | Microcontroller |
| CR16HCT9VJE7Y | Microcontroller |
| CR16HCT9VJE8 | Microcontroller |
| CR16HCT9VJE8Y | Microcontroller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CR16HCT5VJEXY | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:CR16MCT9/CR16MCT5/CR16HCT9/CR16HCT5 16-Bit Reprogrammable/ROM Microcontroller |
| CR16HCT9 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:CR16MCT9/CR16MCT5/CR16HCT9/CR16HCT5 16-Bit Reprogrammable/ROM Microcontroller |
| CR16HCT9VJE7 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| CR16HCT9VJE7Y | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| CR16HCT9VJE8 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。