參數(shù)資料
型號(hào): CY7C1339G-200AXCT
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: SRAM
英文描述: 128K X 32 CACHE SRAM, 2.8 ns, PQFP100
封裝: 14 X 20 MM, 1.40 MM HEIGHT, LEAD FREE, MS-026, TQFP-100
文件頁(yè)數(shù): 2/18頁(yè)
文件大小: 386K
代理商: CY7C1339G-200AXCT
CY7C1339G
Document #: 38-05520 Rev. *F
Page 10 of 18
Switching Characteristics Over the Operating Range[12, 13, 14, 15, 16, 17]
Parameter
Description
–250
–200
–166
–133
Unit
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
tPOWER
VDD(Typical) to the first Access
[12]
11
1
ms
Clock
tCYC
Clock Cycle Time
4.0
5.0
6.0
7.5
ns
tCH
Clock HIGH
1.7
2.0
2.5
3.0
ns
tCL
Clock LOW
1.7
2.0
2.5
3.0
ns
Output Times
tCO
Data Output Valid After CLK Rise
2.6
2.8
3.5
4.0
ns
tDOH
Data Output Hold After CLK Rise
1.0
1.5
ns
tCLZ
Clock to Low-Z[13, 14, 15]
00
0
ns
tCHZ
Clock to High-Z[13, 14, 15]
2.6
2.8
3.5
4.0
ns
tOEV
OE LOW to Output Valid
2.6
2.8
3.5
4.0
ns
tOELZ
OE LOW to Output Low-Z[13, 14, 15]
00
0
ns
tOEHZ
OE HIGH to Output High-Z[13, 14, 15]
2.6
2.8
3.5
4.0
ns
Set-up Times
tAS
Address Set-up Before CLK Rise
1.2
1.5
ns
tADS
ADSC, ADSP Set-up Before CLK Rise
1.2
1.5
ns
tADVS
ADV Set-up Before CLK Rise
1.2
1.5
ns
tWES
GW, BWE, BWX Set-up Before CLK Rise
1.2
1.5
ns
tDS
Data Input Set-up Before CLK Rise
1.2
1.5
ns
tCES
Chip Enable Set-Up Before CLK Rise
1.2
1.5
ns
Hold Times
tAH
Address Hold After CLK Rise
0.3
0.5
ns
tADH
ADSP, ADSC Hold After CLK Rise
0.3
0.5
ns
tADVH
ADV Hold After CLK Rise
0.3
0.5
ns
tWEH
GW, BWE, BWX Hold After CLK Rise
0.3
0.5
ns
tDH
Data Input Hold After CLK Rise
0.3
0.5
ns
tCEH
Chip Enable Hold After CLK Rise
0.3
0.5
ns
Notes:
12. This part has a voltage regulator internally; tPOWER is the time that the power needs to be supplied above VDD(minimum) initially before a read or write operation
can be initiated.
13. tCHZ, tCLZ,tOELZ, and tOEHZ are specified with AC test conditions shown in part (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.
14. At any given voltage and temperature, tOEHZ is less than tOELZ and tCHZ is less than tCLZ to eliminate bus contention between SRAMs when sharing the same
data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed
to achieve High-Z prior to Low-Z under the same system conditions.
15. This parameter is sampled and not 100% tested.
16. Timing reference level is 1.5V when VDDQ = 3.3V and is 1.25V when VDDQ = 2.5V.
17. Test conditions shown in (a) of AC Test Loads unless otherwise noted.
相關(guān)PDF資料
PDF描述
CY7C1347D-250BGC 128K X 36 CACHE SRAM, 2.4 ns, PBGA119
CY7C1512JV18-267BZXC 4M X 18 QDR SRAM, 0.45 ns, PBGA165
CY7C1515AV18-250BZXI 2M X 36 QDR SRAM, 0.45 ns, PBGA165
CY7C1522JV18-250BZI 8M X 8 DDR SRAM, 0.45 ns, PBGA165
CY7C1524KV18-333BZI 2M X 36 DDR SRAM, 0.45 ns, PBGA165
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7C1339G-200BGI 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 128Kx32 3.3V IND Sync FT 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CY7C1339G-200BGIT 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 128Kx32 3.3V IND Sync FT 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CY7C1339G-200BGXI 制造商:Cypress Semiconductor 功能描述:SRAM SYNC QUAD 3.3V 4MBIT 128KX32 2.8NS 119BGA - Bulk
CY7C1339L-15ZIT 制造商:Cypress Semiconductor 功能描述:ELECTRONIC COMPONENT
CY7C1339S-133AXC 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 CY7C1339S-133AXC RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray