- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376602 > DDP3310B (MICRONAS SEMICONDUCTOR HOLDING AG) Display and Deflection Processor PDF資料下載
參數(shù)資料
| 型號(hào)： | DDP3310B |
| 廠商： | MICRONAS SEMICONDUCTOR HOLDING AG |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | Display and Deflection Processor |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQCC68 |
| 封裝： | PLASTIC, LCC-68 |
| 文件頁數(shù)： | 5/60頁 |
| 文件大?。?/td> | 1540K |
| 代理商： | DDP3310B |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
ADVANCE INFORMATION
DDP 3310B
Micronas
5
1.2. System Architecture
The DDP 3310B is a mixed-signal IC containing the
entire digital video component processing such as
chroma transient improvement (CTI), adaptive luma
peaking, and a non-linear
‘
Panorama
’
aspect ratio con-
version. All deflection related signals can be adapted
to different scan rates. The analog section contains all
analog interface components and an ADC, to compen-
sate long term changes of the picture tube parameters
and extreme high-tension effects. Fig. 1
–
1 shows the
block diagram of the single-chip Display and Deflection
Processor.
1.3. System Application
Fig. 1
–
2 depicts several DDP applications. Since the
DDP functions as a video back-end, it must be comple-
mented with additional functionality to form a complete
TV set.
The VPC 32xx family processes all worldwide analog
video signals (including the European PALplus) and
allows non-linear Panorama aspect ratio conversion.
Thus, 4:3 and 16:9 systems can easily be configured
by software. The aspect ratio scaling is also used as a
sample rate converter to provide a line-locked digital
component output bus (YC
r
C
b
) compliant to ITU-R-601.
All video processing and line-locked clock/data gener-
ation is derived from a single 20.25-MHz crystal. An
optional adaptive 2H/4H comb filter (VPC 32xx) per-
forms Y/C separation for PAL and NTSC and all of their
substandards.
The VPC 32xxD and the CIP 3250A provide a high-
quality analog RGB interface with character insertion
capability. This allows appropriate processing of exter-
nal sources such as MPEG 2 set-top boxes in trans-
parent (4:2:2) quality. Furthermore, it translates RGB/
Fast-Blank signals to the common digital video bus
and makes those signals available for 100-Hz process-
ing. In some European countries (Italy), this feature is
mandatory.
The IP indicates memory-based image processing,
such as scan rate conversion, vertical processing
(Zoom), or PAL+ reconstruction.
Examples:
–
Europe: 15 kHz/50 Hz
→
32 kHz/100 Hz interlaced
–
US: 15 kHz/60 Hz
→
31 kHz/120 Hz non-interlaced
Note:
The DDP 3310B and the VPC 32xx families
support memory-based applications through line-
locked clocks, syncs, and data. The CIP 3250A may
run either with the native DIGIT3000 clock but also
with a line-locked clock system.
Fig. 1
–
2:
DDP 3310B applications
IP
C
1
R
S
F
I
VPC
32xx
PAL+
100 Hz
CVBS
RGB
DDP
3310B
CIP
3250A
RGB
H/V
Defl.
FIFO
VPC
32xx
CVBS
DDP
3310B
RGB
H/V
Defl.
VPC 32xxD
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DDR-TJS-T2 | LED AlInGaP |
| DD0-SJS-S1 | LED AlInGaP |
| DD0-SJS-S2 | LED AlInGaP |
| DD0-SJS-T1 | LED AlInGaP |
| DD0-SJS-T2 | LED AlInGaP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DDP-37CT | 制造商:Pan Pacific 功能描述: |
| DDP400-P1 | 制造商:CCM Assembly & Manufacturing 功能描述:AC Input Cable for ROAL DDP400 series, Bulk |
| DDP400-P4 | 制造商:CCM Assembly & Manufacturing 功能描述:DC Output Cable for ROAL DDP400 series, Bulk |
| DDP400-P6 | 制造商:CCM Assembly & Manufacturing 功能描述:Signal Cable for ROAL DDP400 series, Bulk |
| DDP400-US12-FF | 制造商:ROAL Electronics 功能描述:AC/DC 400W 12V Single Output Enclosed Front Fan, Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。