DS3181/DS3182/DS3183/DS3184
342
Register Name:
CP.THPC1
Register Description:
Cell Processor Transmit Header Pattern Control Register 1
Register Address:
(1,3,5,7)A8h
Bit #
15
14
13
12
11
10
9
8
Name
THP15
THP14
THP13
THP12
THP11
THP10
THP9
THP8
Default
0
Bit #
7
6
5
4
3
2
1
0
Name
THP7
THP6
THP5
THP4
THP3
THP2
THP1
THP0
Default
0
Bits 15 to 0: Transmit Programmable Header Pattern (THP[15:0]) – Lower 16 bits of 32 bits. Register
description follows next register.
Register Name:
CP.THPC2
Register Description:
Cell Processor Transmit Header Pattern Control Register 2
Register Address:
(1,3,5,7)AAh
Bit #
15
14
13
12
11
10
9
8
Name
THP31
THP30
THP29
THP28
THP27
THP26
THP25
THP24
Default
0
Bit #
7
6
5
4
3
2
1
0
Name
THP23
THP22
THP21
THP20
THP19
THP18
THP17
THP16
Default
0
Bits 15 to 0: Transmit Programmable Header Pattern (THP[31:16]) Upper 16 bits of 32 bits.
Transmit Programmable Header Pattern (THP[31:0]) – These 32 bits indicate the header bit pattern to be used
in the header of fill cells when the CP.TCR register bit TFCH is set.
Register Name:
CP.TFPPC
Register Description:
Cell Processor Transmit Fill Cell Payload Pattern Control Register
Register Address:
(1,3,5,7)ACh
Bit #
15
14
13
12
11
10
9
8
Name
—
Default
0
Bit #
7
6
5
4
3
2
1
0
Name
TFPP7
TFPP6
TFPP5
TFPP4
TFPP3
TFPP2
TFPP1
TFPP0
Default
0
Bits 7 to 0: Transmit Fill Cell Payload Pattern (TFPP[7:0]) – These eight bits indicate the value to be placed in
the payload bytes of the fill cells when the CP.TCR register bit TFCP is set..