- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4567 > DS3184N+ (Maxim Integrated Products)IC PACKET PHY W/LIU 400-CSBGA PDF資料下載
參數(shù)資料
| 型號： | DS3184N+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 44/400頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PACKET PHY W/LIU 400-CSBGA |
| 產(chǎn)品培訓模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 40 |
| 類型： | 調(diào)幀器 |
| 應用： | 數(shù)據(jù)傳輸 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 400-BBGA |
| 供應商設備封裝： | 400-PBGA（27x27） |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁當前第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁第266頁第267頁第268頁第269頁第270頁第271頁第272頁第273頁第274頁第275頁第276頁第277頁第278頁第279頁第280頁第281頁第282頁第283頁第284頁第285頁第286頁第287頁第288頁第289頁第290頁第291頁第292頁第293頁第294頁第295頁第296頁第297頁第298頁第299頁第300頁第301頁第302頁第303頁第304頁第305頁第306頁第307頁第308頁第309頁第310頁第311頁第312頁第313頁第314頁第315頁第316頁第317頁第318頁第319頁第320頁第321頁第322頁第323頁第324頁第325頁第326頁第327頁第328頁第329頁第330頁第331頁第332頁第333頁第334頁第335頁第336頁第337頁第338頁第339頁第340頁第341頁第342頁第343頁第344頁第345頁第346頁第347頁第348頁第349頁第350頁第351頁第352頁第353頁第354頁第355頁第356頁第357頁第358頁第359頁第360頁第361頁第362頁第363頁第364頁第365頁第366頁第367頁第368頁第369頁第370頁第371頁第372頁第373頁第374頁第375頁第376頁第377頁第378頁第379頁第380頁第381頁第382頁第383頁第384頁第385頁第386頁第387頁第388頁第389頁第390頁第391頁第392頁第393頁第394頁第395頁第396頁第397頁第398頁第399頁第400頁
DS3181/DS3182/DS3183/DS3184
138
modulus (TMOD[1:0]). It outputs transmit direct packet available (TDXA), transmit polled packet available (TPXA),
and transmit selected packet available (TSPA) signals. The transmit bus is used to transfer packet data whenever
one of the ports is selected for packet data transfer. TSOX is asserted during the first transfer of a packet, TEOP is
asserted during the last transfer of a packet, TERR is asserted when a packet has an error, TMOD indicates the
number of bytes transferred on TDATA during the last transfer of a packet, TSX is asserted when the selected
FIFO's port address has been placed on TDATA, packet data is transferred on TDATA, and the data bus parity is
indicated on TPRTY. All signals are sampled and updated using TSCLK. The TDXA, TPXA, and TSPA signals are
used to indicate when the Transmit FIFO has space available for a programmable number of bytes. There is a
TDXA for each port in the device. TDXA goes high when the associated port's Transmit FIFO has space available
for more than a programmable number of bytes. TDXA goes low when the associated port's Transmit FIFO is full.
TPXA reflects the current status of a port's TDXA signal when the port is polled. TSPA reflects the current status of
a port's TDXA signal when the port is selected. The TPXA and TSPA signals are always driven.
10.6.6.5 POS-PHY Level 2, Receive Side
In POS-PHY Level 2, the Link layer device pulls packets across the system interface. The Link layer device polls
the individual ports to determine which ports have packet data available, and selects a port for packet data transfer.
More than one PHY layer device can be present on a POS-PHY Level 2 bus.
The Receive System Interface Bus Controller accepts a receive clock (RSCLK), receive address (RADR[4:0]), and
receive enable (
REN). It outputs a receive data bus consisting of receive data (RDATA[31:0]), receive parity
(RPRTY), receive start of packet (RSOX), receive end of packet (REOP), receive error (RERR), receive data valid
(RVAL), and receive modulus (RMOD[1:0]), as well as, a receive direct packet available (RDXA) signal and a
receive polled packet available (RPXA) signal. The receive data bus is used to transfer packet data whenever one
of the ports is selected for packet data transfer. RSOX is asserted during the first transfer of a packet, REOP is
asserted during the last transfer of a packet, RERR is asserted when a packet has an error, RMOD indicates the
number of bytes transferred on RDATA during the last transfer of a packet, RVAL is asserted when the receive
data bus is valid, RDATA transfers packet data, and RPRTY indicates the data bus parity. All signals are sampled
and updated using RSCLK. The RDXA and RPXA signals are used to indicate when the Receive FIFO has a
programmable number of bytes or an end of packet available for transfer. There is an RDXA for each port in the
device. RDXA goes high when the associated port's Receive FIFO contains more than a programmable number of
bytes or an end of packet. RDXA goes low when the associated port's Receive FIFO is empty. RPXA reflects the
current status of a port's RDXA signal when the port is polled. The data bus is tri-stated unless
REN is asserted
(low) and one of the ports is selected for packet data transfer. The RPXA signal is tri-stated unless one of the ports
is being polled for FIFO fill status.
10.6.6.6 POS-PHY Level 3 (or SPI-3), Receive Side
In POS-PHY Level 3, the DS318x pushes packets across the system interface. The DS318x selects a port for
packet data transfer when it has packet data available. Only one PHY layer device can be present on a POS-PHY
Level 3 (or SPI-3) bus.
The Receive System Interface Bus Controller accepts a receive clock (RSCLK) and receive enable (
REN). It
outputs a receive data bus consisting of receive data (RDATA[31:0]), receive parity (RPRTY), receive start of
packet (RSOX), receive end of packet (REOP), receive error (RERR), receive data valid (RVAL), receive start of
transfer (RSX), and receive modulus (RMOD[1:0]). The receive data bus is used to transfer packet data whenever
one of the ports has packet data available for transfer. RSOX is asserted during the first transfer of a packet, REOP
is asserted during the last transfer of a packet, RERR is asserted when a packet has an error, RMOD indicates the
number of bytes transferred on RDATA during the last transfer of a packet, RSX is asserted when the Link layer
port address has been placed on RDATA, RVAL is asserted when the receive data bus is valid, RDATA transfers
packet data, and RPRTY indicates the data bus parity. All signals are sampled and updated using RSCLK. The
data bus is always driven.
In POS-PHY Level 3 (or SPI-3) the Receive System Interface Bus Controller determines which port to transfer data
from using a round-robin arbitration scheme (the ports are checked one after another in numerical order according
to their line number x (R[x]DT[1:8]). A transfer is initiated from a port when it is not almost empty (contains more
data than the almost empty level or contains an end of packet). Transfer from a port is terminated when the
maximum burst length has been transferred, the FIFO is emptied, or an end of packet is transferred while the
Receive FIFO is almost empty (contains the same or less data than the almost empty level and does not contain an
end of packet). When a transfer is terminated, a transfer is initiated from the next available port that is not almost
empty. At the end of a packet or between a transfer from one port and the transfer from the next port, RVAL will go
low for a programmable number of clock cycles (0-7) to allow the POS-PHY master to halt data transfer. At the end
相關PDF資料 |
PDF描述 |
|---|---|
| DS3184+ | IC PACKET PHY W/LIU 400-CSBGA |
| MAX4507CWN | IC SIGNAL LINE PROTECTOR 18-SOIC |
| MAX4507CAP | IC SIGNAL LINE PROTECTOR 20-SSOP |
| LFXP20C-4F484I | IC FPGA 19.7KLUTS 340I/O 484-BGA |
| MAX4505EUK-T | IC SIGNAL LINE PROTECTOR SOT23-5 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| DS3184N+ | 功能描述:網(wǎng)絡控制器與處理器 IC Quad ATM/Packet PHYs w/Built-In LIU RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS318PIN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Industrial Control IC |
| DS-318PIN | 制造商:MA-COM 制造商全稱:M/A-COM Technology Solutions, Inc. 功能描述:Plug-In Two-Way Power Divider, 5 - 500 MHz |
| DS-318-PIN | 功能描述:信號調(diào)節(jié) RoHS:否 制造商:EPCOS 產(chǎn)品:Duplexers 頻率:782 MHz, 751 MHz 頻率范圍: 電壓額定值: 帶寬: 阻抗:50 Ohms 端接類型:SMD/SMT 封裝 / 箱體:2.5 mm x 2 mm 工作溫度范圍:- 30 C to + 85 C 封裝:Reel |
| DS319 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Two-Way Power Divider 10500 MHz |
發(fā)布緊急采購，3分鐘左右您將得到回復。