Error insertion can be initiated by a register bit (PLCP.TEIR.TSEI) or initiated by the manual error insertion " />
參數(shù)資料
型號(hào): DS3184N+
廠商: Maxim Integrated Products
文件頁(yè)數(shù): 62/400頁(yè)
文件大?。?/td> 0K
描述: IC PACKET PHY W/LIU 400-CSBGA
產(chǎn)品培訓(xùn)模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝: 40
類(lèi)型: 調(diào)幀器
應(yīng)用: 數(shù)據(jù)傳輸
安裝類(lèi)型: 表面貼裝
封裝/外殼: 400-BBGA
供應(yīng)商設(shè)備封裝: 400-PBGA(27x27)
包裝: 管件
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)當(dāng)前第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)第239頁(yè)第240頁(yè)第241頁(yè)第242頁(yè)第243頁(yè)第244頁(yè)第245頁(yè)第246頁(yè)第247頁(yè)第248頁(yè)第249頁(yè)第250頁(yè)第251頁(yè)第252頁(yè)第253頁(yè)第254頁(yè)第255頁(yè)第256頁(yè)第257頁(yè)第258頁(yè)第259頁(yè)第260頁(yè)第261頁(yè)第262頁(yè)第263頁(yè)第264頁(yè)第265頁(yè)第266頁(yè)第267頁(yè)第268頁(yè)第269頁(yè)第270頁(yè)第271頁(yè)第272頁(yè)第273頁(yè)第274頁(yè)第275頁(yè)第276頁(yè)第277頁(yè)第278頁(yè)第279頁(yè)第280頁(yè)第281頁(yè)第282頁(yè)第283頁(yè)第284頁(yè)第285頁(yè)第286頁(yè)第287頁(yè)第288頁(yè)第289頁(yè)第290頁(yè)第291頁(yè)第292頁(yè)第293頁(yè)第294頁(yè)第295頁(yè)第296頁(yè)第297頁(yè)第298頁(yè)第299頁(yè)第300頁(yè)第301頁(yè)第302頁(yè)第303頁(yè)第304頁(yè)第305頁(yè)第306頁(yè)第307頁(yè)第308頁(yè)第309頁(yè)第310頁(yè)第311頁(yè)第312頁(yè)第313頁(yè)第314頁(yè)第315頁(yè)第316頁(yè)第317頁(yè)第318頁(yè)第319頁(yè)第320頁(yè)第321頁(yè)第322頁(yè)第323頁(yè)第324頁(yè)第325頁(yè)第326頁(yè)第327頁(yè)第328頁(yè)第329頁(yè)第330頁(yè)第331頁(yè)第332頁(yè)第333頁(yè)第334頁(yè)第335頁(yè)第336頁(yè)第337頁(yè)第338頁(yè)第339頁(yè)第340頁(yè)第341頁(yè)第342頁(yè)第343頁(yè)第344頁(yè)第345頁(yè)第346頁(yè)第347頁(yè)第348頁(yè)第349頁(yè)第350頁(yè)第351頁(yè)第352頁(yè)第353頁(yè)第354頁(yè)第355頁(yè)第356頁(yè)第357頁(yè)第358頁(yè)第359頁(yè)第360頁(yè)第361頁(yè)第362頁(yè)第363頁(yè)第364頁(yè)第365頁(yè)第366頁(yè)第367頁(yè)第368頁(yè)第369頁(yè)第370頁(yè)第371頁(yè)第372頁(yè)第373頁(yè)第374頁(yè)第375頁(yè)第376頁(yè)第377頁(yè)第378頁(yè)第379頁(yè)第380頁(yè)第381頁(yè)第382頁(yè)第383頁(yè)第384頁(yè)第385頁(yè)第386頁(yè)第387頁(yè)第388頁(yè)第389頁(yè)第390頁(yè)第391頁(yè)第392頁(yè)第393頁(yè)第394頁(yè)第395頁(yè)第396頁(yè)第397頁(yè)第398頁(yè)第399頁(yè)第400頁(yè)
DS3181/DS3182/DS3183/DS3184
154
Error insertion can be initiated by a register bit (PLCP.TEIR.TSEI) or initiated by the manual error insertion input
(TMEI). Each error type is individually enabled by a register bit. The error insertion initiation type (register or input)
is programmable. Once all error insertion has been performed, the data stream is passed on to overhead insertion.
10.8.5.4 Transmit DS3 PLCP Overhead Insertion
Overhead insertion can insert any (or all) of the path overhead bytes into the DS3 PLCP frame. The overhead
bytes Z6 – Z1, F1, B1, G1, M1, M2, and C1 can be sourced from the transmit overhead interface (TPOHCLK,
TPOH, TPOHEN, and TPOHSOF). The B1 and C1 bytes are sourced as error masks (modulo 2 addition of the
input B1/C1 byte and the generated B1/C1 byte). The overhead insertion is fully controlled by the transmit
overhead interface. If the transmit PLCP overhead data enable signal (TPOHEN) is driven high, then the bit on the
transmit PLCP overhead signal (TPOH) is inserted into the output data stream. Insertion of bits using the TPOH
signal overwrites internal overhead insertion.
10.8.6 Receive DS3 PLCP Frame Processor
The DS3 PLCP frame format is shown in Figure 10-32. A1 and A2 are the sub-frame Alignment bytes that have a
value of F6h and 28h respectively. P11 – P0 are the Path Overhead Identifier (POI) bytes that indicate the path
overhead byte contained in the current sub-frame. Z6 – Z1 are growth bytes reserved for future use. F1 is the Path
User Channel byte allocated for user communications purposes (This byte is undefined in ATM). B1 is the Bit
Interleaved Parity-8 (BIP-8) byte used for PLCP path error monitoring. G1 is the PLCP Path Status Byte (See
Figure 10-33) used for far-end path status and performance monitoring (bits 6 – 8 are undefined in ATM). M1 and
M2 are the DQDB Layer Management Information bytes used for DQDB layer management communications
(These bytes are undefined in ATM). C1 is the Cycle/Stuff Counter byte used as for PLCP superframe alignment
and stuff indication.
10.8.6.1 Receive DS3 PLCP Framing
DS3 PLCP framing determines the DS3 PLCP frame boundary. The frame boundary is found by identifying the
frame alignment bytes (A1 & A2), and the path overhead indicator (POI) byte (P#). The framer is an off-line framer
that updates the data path frame counters when an out of frame (OOF) condition is present. The use of an off-line
framer reduces the number of ATM cells discarded during the framing process. The framer continually searches for
two consecutive sets of alignment bytes (A1 and A2), and two sequential POI bytes (P#) are identified. The data
path frame counters are updated if an OOF condition is present. The maximum average reframe time is 17
s.
10.8.6.2 Receive DS3 PLCP Nibble Destuffing
Nibble destuffing discards the DS3 PLCP frame trailer immediately following sub-frame 0 (POI equals 01h). The
trailer size is determined by the DS3 PLCP superframe counter, and the cycle counter byte (C1). The trailer is 13
nibbles in the first frame of the superframe (C1 equals FFh). The trailer is 14 nibbles in the second frame of the
superframe (C1 equals 00h). The trailer length is variable in the third frame of the superframe. It is 14 nibbles if C1
equals 66h and 14 nibbles if C1 equals 99h. The superframe counter is updated immediately upon receiving an
error free C1. In the third superframe, majority voting (5 of 8) is used to determine the trailer size. Once the trailer
size has been determined, the trailer nibbles are discarded.
10.8.6.3 Receive DS3 PLCP Performance Monitoring
Performance monitoring checks the DS3 PLCP frame for errors and alarm conditions. The alarm conditions
detected are OOF, LOF, COFA, and RAI. All alarm conditions are defect conditions. The PLCP Framer does not
integrate alarms for failure conditions.
An Out Of Frame (OOF) condition is declared when two consecutive framing bytes (A1 and A2) or two consecutive
POI bytes (P0 - P11) are erred. An OOF condition is terminated when two sequential POI bytes and two
consecutive framing words (A1 and A2) are error free or the DS3 PLCP framer updates the data path frame
counters.
If the Loss Of Frame (LOF) integration counter is disabled, an LOF condition is declared when an OOF condition
has been continuously present for 1 ms. If the LOF integration counter is enabled, an LOF condition is declared by
the LOF integration counter when the counter has been active for a total of 1 ms. The LOF integration counter is
active (increments count) when an OOF condition is present, it is inactive (holds count) when an OOF condition is
absent, and it is reset when an OOF condition is continuously absent for 1 ms. An LOF condition is terminated
when an OOF condition is continuously absent for 1 ms.
相關(guān)PDF資料
PDF描述
DS3184+ IC PACKET PHY W/LIU 400-CSBGA
MAX4507CWN IC SIGNAL LINE PROTECTOR 18-SOIC
MAX4507CAP IC SIGNAL LINE PROTECTOR 20-SSOP
LFXP20C-4F484I IC FPGA 19.7KLUTS 340I/O 484-BGA
MAX4505EUK-T IC SIGNAL LINE PROTECTOR SOT23-5
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS3184N+ 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Quad ATM/Packet PHYs w/Built-In LIU RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS318PIN 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Industrial Control IC
DS-318PIN 制造商:MA-COM 制造商全稱(chēng):M/A-COM Technology Solutions, Inc. 功能描述:Plug-In Two-Way Power Divider, 5 - 500 MHz
DS-318-PIN 功能描述:信號(hào)調(diào)節(jié) RoHS:否 制造商:EPCOS 產(chǎn)品:Duplexers 頻率:782 MHz, 751 MHz 頻率范圍: 電壓額定值: 帶寬: 阻抗:50 Ohms 端接類(lèi)型:SMD/SMT 封裝 / 箱體:2.5 mm x 2 mm 工作溫度范圍:- 30 C to + 85 C 封裝:Reel
DS319 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Two-Way Power Divider 10500 MHz