參數(shù)資料
型號： DTMFDECODER-RD
廠商： Silicon Laboratories Inc
文件頁數(shù)： 158/178頁
文件大?。?/td> 0K
描述： KIT REF DESIGN DTMF DECODER
應(yīng)用說明： DTMF Decoder Ref Design AppNote
標準包裝： 1
主要目的： 電信，DTMF 解碼器
嵌入式： 否
已用 IC / 零件： C8051F300
主要屬性： 8kHz 采樣速率模數(shù)轉(zhuǎn)換器
次要屬性： 16 個 Goertzel 濾波器
已供物品： 板，軟件
產(chǎn)品目錄頁面： 627 (CN2011-ZH PDF)
相關(guān)產(chǎn)品： 336-1535-5-ND - IC 8051 MCU 8K FLASH 14-SOIC
C8051F300-GMR-ND - IC 8051 MCU 8K FLASH 11QFN
336-1245-ND - IC 8051 MCU 8K FLASH 11QFN
其它名稱： 336-1283
C8051F300/1/2/3/4/5
80
Rev. 2.9
8.4.
Power Management Modes
The CIP-51 core has two software programmable power management modes: Idle and Stop. Idle mode
halts the CPU while leaving the peripherals and clocks active. In Stop mode, the CPU is halted, all inter-
rupts and timers (except the Missing Clock Detector) are inactive, and the system clock is stopped (analog
peripherals remain in their selected states). Since clocks are running in Idle mode, power consumption is
dependent upon the system clock frequency and the number of peripherals left in active mode before
entering Idle. Stop mode consumes the least power. SFR Definition 8.12 describes the Power Control Reg-
ister (PCON) used to control the CIP-51's power management modes.
Although the CIP-51 has Idle and Stop modes built in (as with any standard 8051 architecture), power
management of the entire MCU is better accomplished by enabling/disabling individual peripherals as
needed. Each analog peripheral can be disabled when not in use and placed in low power mode. Digital
peripherals, such as timers or serial buses, draw little power when they are not in use. Turning off the oscil-
lators lowers power consumption considerably; however a reset is required to restart the MCU.
8.4.1. Idle Mode
Setting the Idle Mode Select bit (PCON.0) causes the CIP-51 to halt the CPU and enter Idle mode as soon
as the instruction that sets the bit completes execution.
All internal registers and memory maintain their
original data. All analog and digital peripherals can remain active during Idle mode.
Idle mode is terminated when an enabled interrupt is asserted or a reset occurs. The assertion of an
enabled interrupt will cause the Idle Mode Selection bit (PCON.0) to be cleared and the CPU to resume
operation. The pending interrupt will be serviced and the next instruction to be executed after the return
from interrupt (RETI) will be the instruction immediately following the one that set the Idle Mode Select bit.
If Idle mode is terminated by an internal or external reset, the CIP-51 performs a normal reset sequence
and begins program execution at address 0x0000.
If enabled, the Watchdog Timer (WDT) will eventually cause an internal watchdog reset and thereby termi-
nate the Idle mode. This feature protects the system from an unintended permanent shutdown in the event
of an inadvertent write to the PCON register. If this behavior is not desired, the WDT may be disabled by
software prior to entering the Idle mode if the WDT was initially configured to allow this operation. This pro-
vides the opportunity for additional power savings, allowing the system to remain in the Idle mode indefi-
nitely, waiting for an external stimulus to wake up the system. Refer to Section “16.3. Watchdog Timer
Mode” on page 164 for more information on the use and configuration of the WDT.
Note: Any instruction that sets the IDLE bit should be immediately followed by an instruction that
has 2 or more opcode bytes. For example:
// in 'C':
PCON |= 0x01;
// set IDLE bit
PCON
= PCON;
// ... followed by a 3-cycle dummy instruction
; in assembly:
ORL PCON, #01h
; set IDLE bit
MOV PCON, PCON
; ... followed by a 3-cycle dummy instruction
If the instruction following the write of the IDLE bit is a single-byte instruction and an interrupt occurs during
the execution phase of the instruction that sets the IDLE bit, the CPU may not wake from IDLE mode when
a future interrupt occurs.
相關(guān)PDF資料
PDF描述
UPZ2E121MND9 CAP ALUM 120UF 250V 20% RADIAL
A3KKB-1036M IDC CABLE - APK10B/AE10M/APK10B
UVR2G101MRD6 CAP ALUM 100UF 400V 20% RADIAL
LLS2A102MELZ CAP ALUM 1000UF 100V 20% SNAP
SI5310-EVB BOARD EVALUATION FOR SI5310
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DTMG5812L WAF 制造商:ON Semiconductor 功能描述:
DTMG5852L WAF 制造商:ON Semiconductor 功能描述:
DTMH04-2PA 制造商:TE Connectivity / Deutsch 功能描述:RECEPTACLE DTM HI TEMP A KEY 2WAY 制造商:TE Connectivity / Deutsch 功能描述:RECEPTACLE, DTM HI TEMP, A KEY, 2WAY, Series:DTMH, No. of Positions:2, Gender:Receptacle, No. of Rows:1 , RoHS Compliant: Yes
DTMH04-2PB 制造商:TE Connectivity / Deutsch 功能描述:RECEPTACLE DTM HI TEMP B KEY 2WAY 制造商:TE Connectivity / Deutsch 功能描述:RECEPTACLE, DTM HI TEMP, B KEY, 2WAY 制造商:TE Connectivity / Deutsch 功能描述:RECEPTACLE, DTM HI TEMP, B KEY, 2WAY; Series:DTMH; Gender:Receptacle; No. of Contacts:2; No. of Rows:1; Contact Gender:Pin; Connector Mounting:Cable; Connector Shell Size:-; Contact Termination:Crimp; Contact Material:Copper; Contact;RoHS Compliant: Yes
DTMH04-2PC 制造商:TE Connectivity / Deutsch 功能描述:RECEPTACLE DTM HI TEMP C KEY 2WAY 制造商:TE Connectivity / Deutsch 功能描述:RECEPTACLE, DTM HI TEMP, C KEY, 2WAY 制造商:TE Connectivity / Deutsch 功能描述:RECEPTACLE, DTM HI TEMP, C KEY, 2WAY; Series:DTMH; Gender:Receptacle; No. of Contacts:2; No. of Rows:1; Contact Gender:Pin; Connector Mounting:Cable; Connector Shell Size:-; Contact Termination:Crimp; Contact Material:Copper; Contact;RoHS Compliant: Yes
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*