![](http://datasheet.mmic.net.cn/110000/GT-48002A_datasheet_3491731/GT-48002A_57.png)
Switched Fast Ethernet Controller
Revision 1.2
57
14.
Network Management Support
The GT-48002A supports the following management features:
HP-EASE packet sampling technology
Repeater MIB and PCI counters
Station-to-Station connectivity matrix
Port monitoring (sniffer) mode
This section describes the MIB counter, connectivity matrix and port mirroring functions. The HP-EASE functions are
described in the following section.
14.1
Repeater MIB and PCI Counters
The GT-48002A incorporates a full set of Repeater MIB counters for each Ethernet port, as well as counters for activity
on the PCI interface. Counters are accessed by the management CPU through the PCI interface.
The Repeater MIB counters include the following:
Bytes Received
Bytes Sent
Frames Received
Frames Sent
Total Bytes Received (Good and Bad)
Total Frames Received (Good and Bad)
Multicast Frames Received
Broadcast Frames Received
CRC + Alignment Error
Oversize Frames
Fragments
Jabber Frames
Collision
Late Collision
Frames with length of 64 Bytes
Frames with length of between 65-127 Bytes
Frames with length of between 128-255 Bytes
Frames with length of between 256-511 Bytes
Frames with length of between 512-1023 Bytes
Frames with length of between 1024-1522 Bytes
MAC Receive Error (received packets with RxEr asserted)
Dropped Frames
The global PCI counters are:
PCI Frames Received
PCI Frames Sent
Please see the register description section below for more information on the repeater MIB registers.
14.2
Station-to-Station Connectivity Matrix
The GT-48002A provides a mechanism to record the Destination Port(s), Destination MAC Address, Source MAC
Address and the Byte Count of all the forwarding packets in an external FIFO for RMON Station-to-Station (STS) Con-
nectivity Matrix support. The FIFO is connected to the DRAM’s data lines and controlled directly by the GT-48002A.
The GT-48002A asserts the ChipSel* pin, and reads the packet routing, Byte count, the Destination Address and
Source Address. Figure 12 is a timing diagram which shows the relationship between the assertion of ChipSel*, DRAM
control signals and DRAM data lines for a one word burst read of RMON data. Figure 10 shows a multiple word burst
read of RMON data. An application note giving detailed information about hooking up a FIFO to the 48002A for station-
to-station connectivity support is located on Galileo’s website (http://www.galileoT.com).