參數(shù)資料
型號(hào)： GT-48002A
廠商： Galileo Technology Services, LLC
英文描述： Switched Fast Ethernet Controller for 100BaseX(100BaseX交換式快速以太網(wǎng)控制器)
中文描述： 交換式快速以太網(wǎng)控制器（100BaseX交換式快速以太網(wǎng)控制器的100BaseX）
文件頁數(shù)： 7/102頁
文件大?。?/td> 1001K
代理商： GT-48002A
GT-48002A Switched Fast Ethernet Controller
12
Revision 1.2
RxClK[1:0]
I
Receive Clock. Provides the timing reference for the transfer of the RxDV,
RxD, RxEr signals (per port). Operates at either 25 MHz (100Mbps) or 2.5
MHz (10Mbps). The nominal frequency of RxClk (per port) should match the
nominal frequency of that port’s TxClk.
RxDV[1:0]
I
Receive Data Valid: Active HIGH. Indicates that valid data is present on the
RxD lines. Synchronous to RxClk. This input is ignored when it represents
loopback of the transmitted packet in 10BaseT mode half-duplex.
CrS[1:0]
I
Carrier Sense: Active HIGH. Indicates that either the transmit or receive
medium is non-idle. CrS is not synchronous to any clock.
MDC
O
Management Data Clock: 1 MHz clock. Provides the timing reference for the
transfer of the MDIO signal. This output may be connected to the PHY devices
of both ports.
MDIO
I/O
Management Data Input/Output: This bidirectional line is used to transfer
control information and status between the PHY and the GT-48002A. It con
forms with IEEE Std 802.3. This signal may be connected to the PHY devices
of both ports. When not in use, this pin must be connected to a pull-down resis-
tor.
Miscellaneous Interface Pins
EnAutoNeg*
I
Enable Auto-negotiation: Active LOW. The GT-48002A controls the auto-
negotiation process and configures both ports to the correct speed and duplex
as resolved by each port’s PHY. When HIGH, auto-negotiation is disabled and
the duplex setting of both ports is set based on the RESET configuration. See
Section 12.3.3 for more information on Auto-negotiation Control Per Port.
ConfigMode
I
Memory Request Configuration Mode: This pin is sampled on Rst* and is
useful for “Plug and Play” environments only. For more information, see Sec-
tion 11.4. When LOW, The GT-48002A requests 4 MBytes of PCI address
space. When the DRAM Base Address register is read back, it will report
0xFFC0.0000 (bits [21:0] are ‘0’). When HIGH, the GT-48002A requests 128
MBytes of PCI address space. When the DRAM Base Address register is read
back, it will report 0xF800.0000 (bits [27:0] are ‘0’).
ForceLinkPass*
I/O
Force Link Pass: Active LOW. This pin is sampled on Rst*. When connected
HIGH, the link status of the ports is read through the SMI (MDC/MDIO inter-
face) from the PHY devices (register#1, bit#2). When connected LOW, the link
status of all ports remains in the “l(fā)ink is up” state regardless of the PHY’s link
bit value. This pin should be connected to either a pull-up (normally) or a pull-
down resistor (to force the link pass). Following Rst* deassertion, this pin
becomes an output (unused - value is undefined).
LEDMode
I
LED Mode Select: Affects Port status LED, LEDClk frequency and LED ON
time values. For more information, see Section 17.
0 - select LEDMode 0
1 - select LEDMode 1
LEDData
O
LED Data: LED indicators (Link Status, Receive, Transmit, Collision,
Unknown, Port Sniffer, and Half/Full Duplex) of each port. The data is shifted
out in 128 bit long frames using the LEDClk and LEDStb pins.
LEDStb
O
LED Strobe: Indicates the beginning of valid data frame on the LEDData pin.
LEDClk
O
LED Clock: 1 MHz clock (at LEDMode 0), 202 KHz clock (at LEDMode 1).
This output is used to clock the LEDStb and LEDData outputs. During RESET,
LEDClk is tristated.
S y mbol
Ty p e
D esc ri pti o n
相關(guān)PDF資料
PDF描述
GT-48004A Four Port Switched Fast Ethernet Controller(四端口、交換式快速以太網(wǎng)控制器)
GT-48006A Low Cost Two Port 10/100Mbps Ethernet Bridge/Switch Controller(低成本、雙端口10/100Mbps以太網(wǎng)橋式/交換式控制器)
GT-48207 Advanced Switched Ethernet Controllers for 10+10/100 BaseX(高級(jí)交換式 10+10/100 BaseX以太網(wǎng)控制器)
GT-48208 Advanced Switched Ethernet Controllers for 10+10/100 BaseX(高級(jí)交換式 10+10/100 BaseX以太網(wǎng)控制器)
GT-48212 Advanced Switched Ethernet Controllers for 10+10/100 BaseX(高級(jí)交換式 10+10/100 BaseX以太網(wǎng)控制器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GT482 制造商:CORNELL DUBILIER ELECTRONICS 功能描述:Cap Ceramic 82pF 3000V SL 5% (12 X 6mm) Radial 9.5mm 85°C
GT48212-A6-PBB1C000 制造商:Marvell 功能描述:
GT48212-A6-PBB-C000 制造商:Marvell 功能描述:12 PORT E + 2 PORT FE SWITCH (MANAGED) - Trays
GT48300-A1-BBE1C083 制造商:Marvell 功能描述:Marvell GT48300-A1-BBE1C083
GT48300-A1-BBE-C000 制造商:Marvell 功能描述:Marvell GT48300-A1-BBE-C000
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*