- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9984 > ICS1893AFLFT (IDT, Integrated Device Technology Inc)PHYCEIVER LOW PWR 3.3V 48-SSOP PDF資料下載
參數(shù)資料
| 型號： | ICS1893AFLFT |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 107/136頁 |
| 文件大?。?/td> | 0K |
| 描述： | PHYCEIVER LOW PWR 3.3V 48-SSOP |
| 標準包裝： | 1,000 |
| 系列： | PHYceiver™ |
| 類型： | PHY 收發(fā)器 |
| 規(guī)程： | MII |
| 電源電壓： | 3.14 V ~ 3.47 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-BSSOP（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 48-SSOP |
| 包裝： | 帶卷 (TR) |
| 其它名稱： | 1893AFLFT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁當前第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁
ICS1893AF, Rev D 10/26/04
October, 2004
72
Chapter 8
Management Register Set
ICS1893AF Data Sheet - Release
Copyright 2004, Integrated Circuit Systems, Inc.
All rights reserved.
8.6
Register 4: Auto-Negotiation Register
Table 8-11 lists the bits for the Auto-Negotiation Register. An STA uses this register to select the
ICS1893AF capabilities that it wants to advertise to its remote link partner. During the auto-negotiation
process, the ICS1893AF advertises (that is, exchanges) capability data with its remote link partner by using
a pre-defined Link Code Word. The Link Code Word is embedded in the Fast Link Pulses exchanged
between PHYs when the ICS1893AF has its Auto-Negotiation sublayer enabled. The value of the Link
Control Word is established based on the value of the bits in this register.
Note:
For an explanation of acronyms used in Table 8-5, see Chapter 1, “Abbreviations and Acronyms”.
As per the IEEE Std 802.3u, during any write operation to any bit in this register, the STA must write the default value
to all Reserved bits.
8.6.1
Next Page (bit 4.15)
This bit indicates whether the ICS1893AF uses the Next Page Mode functions during the auto-negotiation
process. If bit 4.15 is logic:
Zero, then the ICS1893AF indicates to its remote link partner that these features are disabled. (Although
the default value of this bit is logic zero, the ICS1893AF does support the Next Page function.)
One, then the ICS1893AF advertises to its remote link partner that this feature is enabled.
8.6.2
IEEE Reserved Bit (bit 4.14)
The ISO/IEC specification reserves this bit for future use. However, the ISO/IEC Standard also defines bit
4.14 as the Acknowledge bit.
Table 8-11.
Auto-Negotiation Advertisement Register (register 4 [0x04])
Bit
Definition
When Bit = 0
When Bit = 1
Ac-
cess
SF
De-
fault
Hex
4.15
Next Page
Next page not supported
Next page supported
R/W
–
0
4.14
IEEE reserved
Always 0
N/A
CW
–
0
4.13
Remote fault
Locally, no faults detected
Local fault detected
R/W
–
0
4.12
IEEE reserved
Always 0
N/A
CW
–
0
4.11
IEEE reserved
Always 0
N/A
CW
–
0
1
4.10
IEEE reserved
Always 0
N/A
CW
–
0
4.9
100Base-T4
Always 0. (Not supported.)
N/A
CW
–
0
4.8
100Base-TX, full duplex
Do not advertise ability
Advertise ability
R/W
–
1
4.7
100Base-TX, half duplex Do not advertise ability
Advertise ability
R/W
–
1
E
4.6
10Base-T, full duplex
Do not advertise ability
Advertise ability
R/W
–
1
4.5
10Base-T half duplex
Do not advertise ability
Advertise ability
R/W
–
1
4.4
Selector Field bit S4
IEEE 802.3-specified default N/A
CW
–
0
4.3
Selector Field bit S3
IEEE 802.3-specified default N/A
CW
–
0
1
4.2
Selector Field bit S2
IEEE 802.3-specified default N/A
CW
–
0
4.1
Selector Field bit S1
IEEE 802.3-specified default N/A
CW
–
0
4.0
Selector Field bit S0
N/A
IEEE 802.3-specified
default
CW
–
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT723641L20PF8 | IC FIFO SYNC 1024X36 120-TQFP |
| IDT723631L20PQF | IC FIFO SYNC 512X36 132-PQFP |
| ICS1893BFLFT | PHYCEIVER LOW PWR 3.3V 48-SSOP |
| IDT723631L20PF | IC FIFO SYNC 512X36 120-TQFP |
| VE-26F-IW-F2 | CONVERTER MOD DC/DC 72V 100W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS1893AFT | 功能描述:PHYCEIVER LOW PWR 3.3V 48-SSOP RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:PHYceiver™ 標準包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
| ICS1893AG | 制造商:ICS 制造商全稱:ICS 功能描述:3.3 V 10Base-T/100Base-TX Integrated PHYceiver-TM |
| ICS1893AGI | 制造商:ICS 制造商全稱:ICS 功能描述:3.3 V 10Base-T/100Base-TX Integrated PHYceiver-TM |
| ICS1893AGILF | 制造商:ICS 制造商全稱:ICS 功能描述:3.3 V 10Base-T/100Base-TX Integrated PHYceiver-TM |
| ICS1893AGLF | 制造商:ICS 制造商全稱:ICS 功能描述:3.3 V 10Base-T/100Base-TX Integrated PHYceiver-TM |
發(fā)布緊急采購，3分鐘左右您將得到回復。