- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9984 > ICS1893AFLFT (IDT, Integrated Device Technology Inc)PHYCEIVER LOW PWR 3.3V 48-SSOP PDF資料下載
參數(shù)資料
| 型號： | ICS1893AFLFT |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 77/136頁 |
| 文件大小： | 0K |
| 描述： | PHYCEIVER LOW PWR 3.3V 48-SSOP |
| 標準包裝： | 1,000 |
| 系列： | PHYceiver™ |
| 類型： | PHY 收發(fā)器 |
| 規(guī)程： | MII |
| 電源電壓： | 3.14 V ~ 3.47 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-BSSOP（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 48-SSOP |
| 包裝： | 帶卷 (TR) |
| 其它名稱： | 1893AFLFT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁當前第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁
Chapter 7
Functional Blocks
ICS1893AF, Rev. D 10/26/04
October, 2004
45
ICS1893AF Data Sheet - Release
Copyright 2004, Integrated Circuit Systems, Inc.
All rights reserved.
7.4.4
100Base-TX Operation: Adaptive Equalizer
The ICS1893AF has a TP-PMD sublayer that uses adaptive equalization circuitry to compensate for signal
amplitude and phase distortion incurred from the transmission medium. At a data rate of 100 Mbps, the
transmission medium (that is, the cable) introduces significant signal distortion because of high-frequency
attenuation and phase shift. The high-frequency loss occurs primarily because of the cable skin effect that
causes the conductor resistance to rise as the square of the frequency rises.
The ICS1893AF has an adaptive equalizer that accurately compensates for these losses in shielded
twisted-pair (STP) and unshielded twisted-pair (UTP) cables. The DSP-based adaptive equalizer uses a
technique that compensates for a wide range of cable lengths. The optimizing parameter for the
equalization process is the overall bit error rate of the ICS1893AF. This technique closes the loop on the
entire data reception process and provides a very high overall reliability.
7.4.5
100Base-TX Operation: Twisted-Pair Transmitter
The ICS1893AF uses the same Twisted-Pair Transmit pins (TP_TXP and TP_TXN) for both 10Base-T and
100Base-TX operations. Each twisted-pair transmitter module is a current-driven, differential driver that can
supply either of the following:
A two-level 10Base-T (that is, Manchester-encoded) signal
A three-level 100Base-TX (that is, MLT-3 encoded) signal
The ICS1893AF interfaces with the medium through an isolation transformer (sometimes referred to as a
magnetic module). The ICS1893AF’s transmitter uses wave-shaping techniques to control the output
signal rise and fall times (thereby eliminating the need for external filters) and interfaces directly to the
isolation transformer.
Note:
1.
In reference to the ICS1893AF, the term ‘Twisted-Pair Transmitter’ refers to the set of Twisted-Pair
Transmit output pins (TP_TXP and TP_TXN).
2.
For information on the 10Base-T Twisted-Pair Transmitter, see Section 7.5.11, “10Base-T Operation:
7.4.6
100Base-TX Operation: Twisted-Pair Receiver
The ICS1893AF uses the same Twisted-Pair Receive pins (TP_RXP and TP_RXN) for both 10Base-T and
100Base-TX operations. The internal twisted-pair receiver modules interface with the medium through an
isolation transformer. The 100Base-TX receiver module accepts and processes a differential three-level
100Base-TX (that is, MLT-3 encoded) signal from the isolation transformer. (In contrast, the 10Base-T
receiver module accepts and processes a differential two-level, Manchester- encoded, 10Base-T signal
from the isolation transformer).
Note:
1.
In reference to the ICS1893AF, the term ‘Twisted-Pair Receiver’ refers to the set of Twisted-Pair
Receive output pins (TP_RXP and TP_RXN).
2.
For information on the 10Base-T Twisted-Pair Receiver, see Section 7.5.12, “10Base-T Operation:
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT723641L20PF8 | IC FIFO SYNC 1024X36 120-TQFP |
| IDT723631L20PQF | IC FIFO SYNC 512X36 132-PQFP |
| ICS1893BFLFT | PHYCEIVER LOW PWR 3.3V 48-SSOP |
| IDT723631L20PF | IC FIFO SYNC 512X36 120-TQFP |
| VE-26F-IW-F2 | CONVERTER MOD DC/DC 72V 100W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS1893AFT | 功能描述:PHYCEIVER LOW PWR 3.3V 48-SSOP RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:PHYceiver™ 標準包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
| ICS1893AG | 制造商:ICS 制造商全稱:ICS 功能描述:3.3 V 10Base-T/100Base-TX Integrated PHYceiver-TM |
| ICS1893AGI | 制造商:ICS 制造商全稱:ICS 功能描述:3.3 V 10Base-T/100Base-TX Integrated PHYceiver-TM |
| ICS1893AGILF | 制造商:ICS 制造商全稱:ICS 功能描述:3.3 V 10Base-T/100Base-TX Integrated PHYceiver-TM |
| ICS1893AGLF | 制造商:ICS 制造商全稱:ICS 功能描述:3.3 V 10Base-T/100Base-TX Integrated PHYceiver-TM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。