參數(shù)資料
型號(hào)： IS43R16160A-6T
廠商： INTEGRATED SILICON SOLUTION INC
元件分類： DRAM
英文描述： 16Meg x 16 256-MBIT DDR SDRAM
中文描述： 16M X 16 DDR DRAM, 0.7 ns, PDSO66
封裝： PLASTIC, TSOP2-66
文件頁(yè)數(shù)： 9/56頁(yè)
文件大?。?/td> 792K
代理商： IS43R16160A-6T
Integrated Silicon Solution, Inc. — 1-800-379-4774
Rev. 00B
11/28/05
9
ISSI
IS43R16160A
Output Data (DQ) and Data Strobe (DQS) Timing Relative to the Clock (CK)
During Read Cycles
The minimum time during which the output data (DQ) is valid is critical for the receiving device (i.e., a mem-
ory controller device). This also applies to the data strobe during the read cycle since it is tightly coupled to
the output data. The minimum data output valid time (t
DV
) and minimum data strobe valid time (t
DQSV
) are de-
rived from the minimum clock high/low time minus a margin for variation in data access and hold time due to
DLL jitter and power supply noise.
(CAS Latency = 2.5; Burst Length = 4)
T0
T1
T2
T3
T4
NOP
NOP
NOP
D
0
CK, CK
Command
DQS
DQ
D
2
t
DQSCK
(max)
t
DQSCK
(min)
D
1
t
AC
(min)
t
AC
(max)
D
3
READ
NOP
Read Preamble and Postamble Operation
Prior to a burst of read data and given that the controller is not currently in burst read mode, the data strobe
signal (DQS), must transition from Hi-Z to a valid logic low. The is referred to as the data strobe “read pream-
ble” (t
). This transition from Hi-Z to logic low nominally happens one clock cycle prior to the first edge of
valid data.
Once the burst of read data is concluded and given that no subsequent burst read operations are initiated,
the data strobe signal (DQS) transitions from a logic low level back to Hi-Z. This is referred to as the data
strobe “read postamble” (t
RPST
). This transition happens nominally one-half clock period after the last edge of
valid data.
Consecutive or “gapless” burst read operations are possible from the same DDR SDRAM device with no
requirement for a data strobe “read” preamble or postamble in between the groups of burst data. The data
strobe read preamble is required before the DDR device drives the first output data off chip. Similarly, the
data strobe postamble is initiated when the device stops driving DQ data at the termination of read burst cycles.
相關(guān)PDF資料
PDF描述
IS43R16160A 16Meg x 16 256-MBIT DDR SDRAM
IS43R16320A 32Meg x 16 512-MBIT DDR SDRAM
IS43R16320A-6TL 32Meg x 16 512-MBIT DDR SDRAM
IS43R16800A-6 8Meg x 16 128-MBIT DDR SDRAM
IS43R16800A-6T 8Meg x 16 128-MBIT DDR SDRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IS43R16160B 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:32Mx8, 16Mx16 256Mb DDR Synchronous DRAM
IS43R16160B-5BI 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:32Mx8, 16Mx16 256Mb DDR Synchronous DRAM
IS43R16160B-5BL 功能描述:動(dòng)態(tài)隨機(jī)存取存儲(chǔ)器 256M (16Mx16) 400MHz DDR 2.5v RoHS:否 制造商:ISSI 數(shù)據(jù)總線寬度:16 bit 組織:1 M x 16 封裝 / 箱體:SOJ-42 存儲(chǔ)容量:16 MB 最大時(shí)鐘頻率: 訪問(wèn)時(shí)間:50 ns 電源電壓-最大:7 V 電源電壓-最小:- 1 V 最大工作電流:90 mA 最大工作溫度:+ 85 C 封裝:Tube
IS43R16160B-5BLI 功能描述:動(dòng)態(tài)隨機(jī)存取存儲(chǔ)器 256M (16Mx16) 400MHz DDR 2.5v RoHS:否 制造商:ISSI 數(shù)據(jù)總線寬度:16 bit 組織:1 M x 16 封裝 / 箱體:SOJ-42 存儲(chǔ)容量:16 MB 最大時(shí)鐘頻率: 訪問(wèn)時(shí)間:50 ns 電源電壓-最大:7 V 電源電壓-最小:- 1 V 最大工作電流:90 mA 最大工作溫度:+ 85 C 封裝:Tube
IS43R16160B-5BLI-TR 功能描述:動(dòng)態(tài)隨機(jī)存取存儲(chǔ)器 256M (16Mx16) 400MHz DDR 2.5v RoHS:否 制造商:ISSI 數(shù)據(jù)總線寬度:16 bit 組織:1 M x 16 封裝 / 箱體:SOJ-42 存儲(chǔ)容量:16 MB 最大時(shí)鐘頻率: 訪問(wèn)時(shí)間:50 ns 電源電壓-最大:7 V 電源電壓-最小:- 1 V 最大工作電流:90 mA 最大工作溫度:+ 85 C 封裝:Tube
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*