參數(shù)資料
型號: MC68MH360VR33LR2
廠商: Freescale Semiconductor
文件頁數(shù): 10/158頁
文件大?。?/td> 0K
描述: IC MPU QUICC 33MHZ 357-PBGA
標準包裝: 180
系列: M683xx
處理器類型: M683xx 32-位
速度: 33MHz
電壓: 5V
安裝類型: 表面貼裝
封裝/外殼: 357-BBGA
供應(yīng)商設(shè)備封裝: 357-PBGA(25x25)
包裝: 帶卷 (TR)
Chapter 6. QMC Initialization
6.3 Restarting the Transmitter
A global underrun may require the SCC transmitter to be restarted. However, for channel-
specic errors, only the affected channel need be restarted. The following steps are required
to restart each channel:
Prepare buffer descriptors.
Set the POL bit in the channel mode register.
A stopped, but not deactivated channel is started as described above. A deactivated channel
must rst have the ZISTATE and TSTATE reinitialized to their correct values, followed by
setting TSATTx[V] and CHAMR[ENT]. Lastly, set CHAMR[POL] if the buffers are ready.
6.4 Restarting the Receiver
A global receiver overrun may require the SCC receiver to be restarted. However, for
channel-specic errors, only the affected channel need be restarted. The following steps are
required to restart each channel:
Prepare buffer descriptors.
Initialize the ZDSTATE to either 0x080 (HDLC) or 0x1800_0080 (transparent).
Initialize the RSTATE to 0x3900_0000 for MH360 and 860MH.
6.5 Disabling Receiver and Transmitter
A transmit channel can be stopped from sending any more data to the line with the STOP
command described in Section 3.1, “Transmit Commands.” The transmitter will continue
to send IDLEs or FLAGs according to the channel mode register setting. To deactivate a
channel, the V bit has to be cleared in the time slot assignment table and the ENT bit has to
be cleared in the channel mode register.
To stop a channel while receiving, use the STOP command as described in Section 3.2,
“Receive Commands,” then perform a restart as described above.
6.6 Debugging Hints
Note that the following guidelines are subject to change; code should not rely on this
information. The hints are for debugging purposes only.
6.6.1 Pointer Registers
Table 6-7 discusses the debugging hints for pointer registers. See Section 2.4.1, “Channel-
Specic HDLC Parameters,” and See Section 2.4.2, “Channel-Specic Transparent
Parameters,” for more information.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
MC68MH360VR25LR2 IC MPU QUICC 25MHZ 357-PBGA
MC68MH360VR25L IC MPU QUICC 25MHZ 357-PBGA
MC68MH360CVR25L IC MPU QUICC 25MHZ 357-PBGA
HMC40DTEI CONN EDGECARD 80POS .100 EYELET
FMC50DRAS-S734 CONN EDGECARD 100PS .100 R/A SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68MH360ZP25L 功能描述:IC MPU 32BIT QUICC 357-PBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標準包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA(25x25) 包裝:托盤
MC68MH360ZP25LR2 功能描述:IC MPU QUICC 25MHZ 357-PBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標準包裝:1 系列:MPC85xx 處理器類型:32-位 MPC85xx PowerQUICC III 特點:- 速度:1.2GHz 電壓:1.1V 安裝類型:表面貼裝 封裝/外殼:783-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:783-FCPBGA(29x29) 包裝:托盤
MC68MH360ZP25VL 功能描述:IC MPU QUICC ETHER 25MHZ 357PBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標準包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA(25x25) 包裝:托盤
MC68MH360ZP33K 制造商:Freescale Semiconductor 功能描述:MULTI HDLC QUICC32 - Trays
MC68MH360ZP33L 功能描述:IC MPU 32BIT QUICC 357-PBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標準包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA(25x25) 包裝:托盤