參數(shù)資料
型號： MC68MH360VR33LR2
廠商： Freescale Semiconductor
文件頁數(shù)： 39/158頁
文件大小： 0K
描述： IC MPU QUICC 33MHZ 357-PBGA
標準包裝： 180
系列： M683xx
處理器類型： M683xx 32-位
速度： 33MHz
電壓： 5V
安裝類型： 表面貼裝
封裝/外殼： 357-BBGA
供應商設(shè)備封裝： 357-PBGA（25x25）
包裝： 帶卷 (TR)
Appendix B. Frequently-Asked Questions
A hybrid approach runs a single line of up to 64 multiplexed time slots to two
separate SCCs, each with its own set of parameters. Normally this would route
32 time slots to each SCC. This would have the benet of doubling your effective
FIFO depth, allowing greater system design exibility.
Q: My understanding is that the MH360 could not support the SS-7 microcode. Is this
also true of the 860MH?
A: The 860MH will not support SS-7 over the multiplexed (QMC) channels. If SS-7 is
to be run, it must be run over its own dedicated SCC. However, by using the time
slot assigner, the trafc from this SCC could be routed over the same E1 or T1 as the
other multiplexed HDLC channels.
For example, one channel of an E1 could be routed to an SCC running SS-7, and the
other 31 channels to an SCC running QMC. Thus, the number of SS-7 channels
allowed is limited to the number of SCCs (that is, at most 4).
Q: What is the CPM’s maximum CPU bus utilization when running two 2-Mbps QMC
channels?
A: For 64 channels (two E1 lines), two 2-Mbps full duplex means 8 Mbps of aggregate
trafc. Factoring in a large margin for buffer descriptor accesses bumps this 8 Mbps
up to 10 Mbps. The 10 Mbps of trafc translates to 0.3 megatransfers of 32 bits each
requiring only 1.5 MHz out of a 50-MHz bus (assuming a 5 wait-state memory). A
similar calculation for Ethernet would account for higher data trafc and fewer
descriptor accesses.
Q: Is the 860MH pin compatible with the 860DH?
A: Yes, it is pin compatible.
Q: Are BISYNC and Centronics still removed from the 860MH as they are with the
MH360?
A: No, Centronics and Bisync are both supported on the 860MH.
Q: How is time slot 0 identied on an SCC? Is an external sync required?
A: The TSA identies time slot 0. A sync pulse must be provided to the TSA at the
beginning of a frame.
Q: What does the larger dual-ported RAM on the 860MH provide?
A: The larger dual-ported RAM means that up to 64 QMC channels may be supported.
It also provides more buffer descriptor area needed for the higher serial performance
at higher speeds.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
MC68MH360VR25LR2 IC MPU QUICC 25MHZ 357-PBGA
MC68MH360VR25L IC MPU QUICC 25MHZ 357-PBGA
MC68MH360CVR25L IC MPU QUICC 25MHZ 357-PBGA
HMC40DTEI CONN EDGECARD 80POS .100 EYELET
FMC50DRAS-S734 CONN EDGECARD 100PS .100 R/A SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68MH360ZP25L 功能描述:IC MPU 32BIT QUICC 357-PBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標準包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應商設(shè)備封裝:357-PBGA（25x25） 包裝:托盤
MC68MH360ZP25LR2 功能描述:IC MPU QUICC 25MHZ 357-PBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標準包裝:1 系列:MPC85xx 處理器類型:32-位 MPC85xx PowerQUICC III 特點:- 速度:1.2GHz 電壓:1.1V 安裝類型:表面貼裝 封裝/外殼:783-BBGA，F(xiàn)CBGA 供應商設(shè)備封裝:783-FCPBGA（29x29） 包裝:托盤
MC68MH360ZP25VL 功能描述:IC MPU QUICC ETHER 25MHZ 357PBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標準包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應商設(shè)備封裝:357-PBGA（25x25） 包裝:托盤
MC68MH360ZP33K 制造商:Freescale Semiconductor 功能描述:MULTI HDLC QUICC32 - Trays
MC68MH360ZP33L 功能描述:IC MPU 32BIT QUICC 357-PBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標準包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應商設(shè)備封裝:357-PBGA（25x25） 包裝:托盤
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*