參數資料
型號: MC68MH360VR33LR2
廠商: Freescale Semiconductor
文件頁數: 20/158頁
文件大小: 0K
描述: IC MPU QUICC 33MHZ 357-PBGA
標準包裝: 180
系列: M683xx
處理器類型: M683xx 32-位
速度: 33MHz
電壓: 5V
安裝類型: 表面貼裝
封裝/外殼: 357-BBGA
供應商設備封裝: 357-PBGA(25x25)
包裝: 帶卷 (TR)
QMC Supplement
In the worst-case scenario, all channels open and close a buffer during the same TDM frame
resulting in the peak load all performance calculations are based on. This peak load is far
from the norm and can be controlled by the transmitter spreading the starting point of
transmit buffers over several TDM frames.
In multimaster systems, bus latency may affect the performance of the device. The
maximum external bus latency gures shown in Table 8-4 are measured from the assertion
of the BR (bus request) to the assertion of the BGACK (bus grant acknowledge); that is,
from start of bus request output being active until the cycle is completed. For multimaster
systems, bus arbitration overhead is included. Latencies of up to 40 clocks were simulated;
for values over 40, the acceptable latency may be larger.
Table 8-4 shows average maximum acceptable bus latencies, meaning the device can
tolerate longer bus delays if they are infrequent. For lengthy delays, a larger FIFO can pick
up the slack, continuing emptying or lling depending on the data ow direction.
Therefore, the larger the FIFO the more tolerant the system is to infrequent peaks in bus
delays. However, the average acceptable bus latency still depends on the overall data rate
and frame length and not on the FIFO size.
Table 8-4. Simulated Latencies
Maximum Acceptable Latency
(Bus Cycles)
Channel Combinations
25 MHz
33 MHZ
Not supported
12
SCC1: Ethernet; SCC2: 16 x 64 Kbps; SCC3: 16 x 64 Kbps
Not supported
11
SCC1: Ethernet; SCC2: 16 x 64 Kbps; SCC3: 16 x 64 Kbps;
SCC4: 64 Kbps HDLC
9 clocks
>40
SCC1: 32 x 64 Kbps. Serial bit rate 2.048 Mbps (E1/CEPT)
8 clocks
35
SCC1: 32 x 64 Kbps; SCC2: 64 Kbps; SCC3: 64 Kbps; SCC4: 64 Kbps;
all HDLC
40 clocks
>40
QMC with 24 channels. Serial bit rate 1.544 Mbps (T1)
33 clocks
>40
SCC1: 24 x 64 Kbps; SCC2: 64 Kbps; SCC3: 64 Kbps; SCC4: 64 Kbps;
all HDLC
8 clocks
24
SCC1: Ethernet; SCC2: 12 x 64 Kbps; SCC3: 12 x 64 Kbps.
TDM bit rate = 1.544 Mbps
Not supported
23
SCC1: Ethernet; SCC2: 12 x 64 Kbps; SCC3: 12 x 64 Kbps;
SCC4: 64-Kbps HDLC.
TDM bit rate = 1.544 Mbps
40 clocks
>40
SCC1: 16 x 128 Kbps. TDM bit rate = 2.048 Mbps
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關PDF資料
PDF描述
MC68MH360VR25LR2 IC MPU QUICC 25MHZ 357-PBGA
MC68MH360VR25L IC MPU QUICC 25MHZ 357-PBGA
MC68MH360CVR25L IC MPU QUICC 25MHZ 357-PBGA
HMC40DTEI CONN EDGECARD 80POS .100 EYELET
FMC50DRAS-S734 CONN EDGECARD 100PS .100 R/A SLD
相關代理商/技術參數
參數描述
MC68MH360ZP25L 功能描述:IC MPU 32BIT QUICC 357-PBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標準包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應商設備封裝:357-PBGA(25x25) 包裝:托盤
MC68MH360ZP25LR2 功能描述:IC MPU QUICC 25MHZ 357-PBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標準包裝:1 系列:MPC85xx 處理器類型:32-位 MPC85xx PowerQUICC III 特點:- 速度:1.2GHz 電壓:1.1V 安裝類型:表面貼裝 封裝/外殼:783-BBGA,FCBGA 供應商設備封裝:783-FCPBGA(29x29) 包裝:托盤
MC68MH360ZP25VL 功能描述:IC MPU QUICC ETHER 25MHZ 357PBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標準包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應商設備封裝:357-PBGA(25x25) 包裝:托盤
MC68MH360ZP33K 制造商:Freescale Semiconductor 功能描述:MULTI HDLC QUICC32 - Trays
MC68MH360ZP33L 功能描述:IC MPU 32BIT QUICC 357-PBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標準包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應商設備封裝:357-PBGA(25x25) 包裝:托盤