參數(shù)資料
型號： MC68MH360VR33LR2
廠商： Freescale Semiconductor
文件頁數(shù)： 100/158頁
文件大?。?/td> 0K
描述： IC MPU QUICC 33MHZ 357-PBGA
標(biāo)準(zhǔn)包裝： 180
系列： M683xx
處理器類型： M683xx 32-位
速度： 33MHz
電壓： 5V
安裝類型： 表面貼裝
封裝/外殼： 357-BBGA
供應(yīng)商設(shè)備封裝： 357-PBGA（25x25）
包裝： 帶卷 (TR)
QMC Supplement
Table 2-5 describes the channel mode register’s elds for HDLC operation. Boldfaced
parameters must be initialized by the user.
Table 2-5. CHAMR Field Descriptions (HDLC)
Field
Name
Description
0
MODE
Mode—Each channel has a programmable option whether to use transparent mode or HDLC
mode.
0 Transparent mode
1 HDLC mode
1—
0
2
IDLM
Idle mode.
0 Idle mode is disabled. No idle patterns are transmitted between frames. After transmitting the
NOF + 1 ags, the transmitter starts the data of the frame. If between frames and the frame
buffer is not ready, the transmitter sends ags until it can start transmitting the data. The NOF
shall be greater or equal to the PAD setting; see Section 5.2, “Transmit Buffer Descriptor.” If
NOF = 0, this is identical to ag sharing in HDLC mode. For a high CPM load or with long bus
latencies, the QMC protocol may insert additional ags.
1 Idle mode enabled. At least one idle pattern is transmitted between adjacent frames. If
between frames and the frame buffer is not ready, the transmitter sends idle characters. When
data is ready, the NOF + 1 ags are sent followed by the data frame.
If in IDLE mode and NOF = 1, the following sequence is transmitted:
......init value, FF, FF, ag, ag, data,......
The init value before the idle will be 1’s, in this case it is assumed the transmitter was
uninitialized. An uninitialized SCC transmits 1s in every position.
3
ENT
Enable transmit.
0 Disable transmitter. If this bit is cleared and the channel’s transmitter is routed to a certain
time slot (within TSATTx, see Figure 2-3) the transmitter sends 1’s on this time slot.
1 The transmit portion of the channel is enabled and data is sent according to protocol and to
other control settings.
Note that there is no ENR bit in the QMC protocol. To enable the receiver, the ZDSTATE and
RSTATE parameters shall be set to their initial values.
4–6
—
Reserved
7
POL
Enable polling. This bit enables the transmitter to poll the transmit buffer descriptors.
0 The CPM does not check the ready bit (R) in the transmit buffer descriptor.
1 The CPM checks the ready bit (R) in the transmit buffer descriptor.
The user can use this bit to prevent unnecessary external bus cycles when checking the ready bit
(R) in the buffer descriptor. This bit should always be set by the software at the beginning of a
transmit sequence of one or more frames. This bit is cleared (0) by the RISC processor when no
more buffers are ready in the transmit queue when it nds a buffer descriptor with the R bit
cleared (0), i. e., at the end of a frame or at the end of a multiframe transmission. In order to
prevent deadlock the software should always prepare the new BD, or multiple BDs, and set (1)
the ready bit in the BD, before setting (1) the POL bit.
Note that as this bit is automatically cleared by the CPM; the user should not attempt to clear this
bit in software.
8
CRC
This bit selects the type of CRC when using the HDLC channel mode.
0 16-bit CCITT-CRC is selected for this channel.
1 32-bit CCITT-CRC is selected.
9—
0
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
MC68MH360VR25LR2 IC MPU QUICC 25MHZ 357-PBGA
MC68MH360VR25L IC MPU QUICC 25MHZ 357-PBGA
MC68MH360CVR25L IC MPU QUICC 25MHZ 357-PBGA
HMC40DTEI CONN EDGECARD 80POS .100 EYELET
FMC50DRAS-S734 CONN EDGECARD 100PS .100 R/A SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68MH360ZP25L 功能描述:IC MPU 32BIT QUICC 357-PBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA（25x25） 包裝:托盤
MC68MH360ZP25LR2 功能描述:IC MPU QUICC 25MHZ 357-PBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標(biāo)準(zhǔn)包裝:1 系列:MPC85xx 處理器類型:32-位 MPC85xx PowerQUICC III 特點:- 速度:1.2GHz 電壓:1.1V 安裝類型:表面貼裝 封裝/外殼:783-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:783-FCPBGA（29x29） 包裝:托盤
MC68MH360ZP25VL 功能描述:IC MPU QUICC ETHER 25MHZ 357PBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA（25x25） 包裝:托盤
MC68MH360ZP33K 制造商:Freescale Semiconductor 功能描述:MULTI HDLC QUICC32 - Trays
MC68MH360ZP33L 功能描述:IC MPU 32BIT QUICC 357-PBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA（25x25） 包裝:托盤
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*