參數(shù)資料
型號: MC68MH360VR33LR2
廠商: Freescale Semiconductor
文件頁數(shù): 117/158頁
文件大?。?/td> 0K
描述: IC MPU QUICC 33MHZ 357-PBGA
標(biāo)準(zhǔn)包裝: 180
系列: M683xx
處理器類型: M683xx 32-位
速度: 33MHz
電壓: 5V
安裝類型: 表面貼裝
封裝/外殼: 357-BBGA
供應(yīng)商設(shè)備封裝: 357-PBGA(25x25)
包裝: 帶卷 (TR)
Chapter 3. QMC Commands
Chapter 3
QMC Commands
30
The host issues commands to the QMC by writing to the command register (CR). The QMC
commands are similar to those of standard QUICC HDLC protocol. The CR format for
QMC is shown in Figure 3-1.
Note: For the 68360, the bit numbering is reversed. See Appendix A for more information.
Figure 3-1. Command Register (CR)
3.1 Transmit Commands
STOP TRANSMIT <channel> (QMC opcode = 001)
The stop transmit command disables the transmission of data on the selected channel and
clears the POL bit in the CHAMR register. Upon asserting this command in the middle of
a frame, the RISC processor sends an ABORT indication (7F) followed by IDLEs or
FLAGs, depending on the mode, on the selected channel. If this command is issued
between frames, the RISC processor continues sending IDLEs or FLAGs (depending on the
IDLM mode bit in the CHAMR register) in this channel.
The Tx buffer descriptor pointer (TBPTR) is not advanced to the next buffer; see Table 2-4
and Section 2.2, “Global Multichannel Parameters.”
Set (1) the POL bit to start transmission or to continue after a stop command.
Only after transmission start for a deactivated channel, which is identied by a cleared (0)
V bit in the time slot assignment table or a cleared (0) ENT bit, is it necessary to initialize
ZISTATE and TSTATE before setting (1) the POL bit.
To deactivate a channel, clear the V bit in the TSA table and the ENT bit in the channel
mode register (CHAMR).
0
123456789
10
11
12
13
14
15
RST
QMC OPCODE
11100
CHANNEL NUMBER
FLG
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
MC68MH360VR25LR2 IC MPU QUICC 25MHZ 357-PBGA
MC68MH360VR25L IC MPU QUICC 25MHZ 357-PBGA
MC68MH360CVR25L IC MPU QUICC 25MHZ 357-PBGA
HMC40DTEI CONN EDGECARD 80POS .100 EYELET
FMC50DRAS-S734 CONN EDGECARD 100PS .100 R/A SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68MH360ZP25L 功能描述:IC MPU 32BIT QUICC 357-PBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA(25x25) 包裝:托盤
MC68MH360ZP25LR2 功能描述:IC MPU QUICC 25MHZ 357-PBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標(biāo)準(zhǔn)包裝:1 系列:MPC85xx 處理器類型:32-位 MPC85xx PowerQUICC III 特點:- 速度:1.2GHz 電壓:1.1V 安裝類型:表面貼裝 封裝/外殼:783-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:783-FCPBGA(29x29) 包裝:托盤
MC68MH360ZP25VL 功能描述:IC MPU QUICC ETHER 25MHZ 357PBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA(25x25) 包裝:托盤
MC68MH360ZP33K 制造商:Freescale Semiconductor 功能描述:MULTI HDLC QUICC32 - Trays
MC68MH360ZP33L 功能描述:IC MPU 32BIT QUICC 357-PBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA(25x25) 包裝:托盤