17-12
MCF5249UM
MOTOROLA
Digital Audio Interface (EBU)
1,0
U SOURCE
SELECT
00: No embedded U channel
01: U channel from IEC958
receive block. (CD mode)
10: Reserved, undefined
11: U channel from on-chip
U channel transmitter.
00
4
1. IEC958 interface needs 64 * audio sample frequency clock for good operation. This is 2.822 Mhz for
operation at 44.1 Khz sampling frequency.
2. When IEC958 is set to follow SCLK1, SCLK2, SCLK3 OR SCLK4, IEC958 will transmit at same rate as
serial audio interface only if the interface uses 64 bit clocks / word clock format.
3.When bit 11 is set, FIFO is in reset condition. The FIFO is always re-set to “contains 1 sample”. This
sample value is re-set at the same time to “all-zero”.
4. U channel selection is described on section handling subcode processing.
5. Application info. Before starting IEC958 transmission to copy data from another incoming channel, first
reset the FIFO to one sample remaining, while source selector is set to correct source. When FIFO is
switched to normal operation, transmission will start normally.
6. Digital zero means data transmitted is digital zero, while “C” and “U” channel contain valid data. When
digital zero is transmitted, IEC958 transmit fifo is not read any more by IEC958 transmit hardware.
7. PDOR1, PDOR2, PDOR3: ColdFire data out register.
8. Reprogramming bits 15-12 during functional operation is not allowed. Reprogramming only allowed
while FIFO is in reset condition (bit 11 set ‘1’)
9. When “digital zero” is selected as source, the FIFO outputs “zero” on its outgoing data bus, regardless
of the input side and content of the FIFO. No FIFO related exceptions are generated.
10. This bit controls the outgoing validity flag of the EBU transmitter. When it is re-set, all outgoing data is
flagged as “valid”. If it is set, all data is flagged “invalid”.
11. When the FIFO leaves the reset state, because the user write a “normal operation” state into the
control register, while previous state was reset state, the FIFO is kept into reset until first long-word is
written to it. As a result, the “start” of the normal operation is synchronized with the writing of the first
data into the fifo.
12. This field selects what is output on EBUOUT1. If field is “000,” the SPDIF output is off, outputs 0. If
field is “001” to “100,” it muxes out one of the EBUIN’s to the EBUOUT, without any reformatting. When
the field is set to “101,” this is normal operation of the SPDIF transmitter.
Table 17-10 EBU2Config Register
BITS
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
FIELD
IEC958
RECEIVE
SOURCE
SELECT
RESET
0
1
0
00
0
R/W
ADDR
MBAR2 + 0XD0: 0XD3 (RESET 0X3F00)
Table 17-11 EBU2Config Register Bit Descriptions
FIELD - BITS
NAME
DESCRIPTION
RESET
NOTES
7,6
IEC958
RECEIVE
SOURCE
SELECT
00: EBU in 1
01: EBU in 2
10: EBU in 3
11: EBU in 4
00
Table 17-9 EBU1Config Register Bit Descriptions (Continued)
FIELD - BITS
NAME
DESCRIPTION
RESET
NOTES
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.