- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377973 > ML9050 (OKI SEMICONDUCTOR CO., LTD.) 132-Channel LCD Driver with Built-in RAM for LCD Dot Matrix Displays PDF資料下載
參數(shù)資料
| 型號(hào)： | ML9050 |
| 廠商： | OKI SEMICONDUCTOR CO., LTD. |
| 英文描述： | 132-Channel LCD Driver with Built-in RAM for LCD Dot Matrix Displays |
| 中文描述： | 132通道液晶內(nèi)置液晶點(diǎn)陣顯示RAM的驅(qū)動(dòng)程序 |
| 文件頁(yè)數(shù)： | 13/71頁(yè) |
| 文件大小： | 472K |
| 代理商： | ML9050 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)
Semiconductor
ML9050/9051
13/71
PEDL9050-02
Line address circuit
The line address circuit is used for specifying the line address corresponding to the COM output
when displaying the contents of the display data RAM as is shown in Fig. 4. Normally, the
topmost line in the display (COM0 output in the normal display state of the common output, and
COM63 output and COM47 output for the ML9050 and the ML9051, respectively, in the reverse
display stage) is specified using the display start line address set command. The display area
is 65 lines and 49 lines for the ML9050 and the ML9051, respectively, in the direction of increasing
line address from the specified display start line address. It is possible to carry out screen
scrolling and page changing by dynamically changing the line address using the display start
line address set command.
Display data latch circuit
The display data latch circuit is a latch for temporarily storing the data from the display data
RAM before being output to the LCD drive circuits. Since the commands for selecting normal/
reverse display and turning the display ON/OFF control the data in this latch, the data in the
display data RAM will not be changed.
Oscillator circuit
This is an RC oscillator that generates the display clock. The oscillator circuit is effective only
when M/
S
= "H" and also CLS = "H". The oscillations will be stopped when CLS = "L", and the
display clock has to be input to the CL pin.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ML9051 | 132-Channel LCD Driver with Built-in RAM for LCD Dot Matrix Displays |
| ML9060 | 1/2 DUTY, 160-OUTPUT STATIC LCD DRIVER |
| ML9090-01 | LCD Driver with Key Scanner and RAM(帶鍵掃描和RAM的LCD驅(qū)動(dòng)器) |
| ML9090-02 | LCD Driver with Key Scanner and RAM(帶鍵掃描和RAM的LCD驅(qū)動(dòng)器) |
| ML9092-01 | LCD Driver with Key Scanner and RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ML9051 | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:132-Channel LCD Driver with Built-in RAM for LCD Dot Matrix Displays |
| ML9051G | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:132-Channel LCD Driver with Built-in RAM for LCD Dot Matrix Displays |
| ML9055A | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:LCD Controller/Driver |
| ML9055A-02 | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:LCD Controller/Driver |
| ML9055A-02DVVAZ01L | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:LCD Controller/Driver |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。