- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377973 > ML9050 (OKI SEMICONDUCTOR CO., LTD.) 132-Channel LCD Driver with Built-in RAM for LCD Dot Matrix Displays PDF資料下載
參數(shù)資料
| 型號： | ML9050 |
| 廠商： | OKI SEMICONDUCTOR CO., LTD. |
| 英文描述： | 132-Channel LCD Driver with Built-in RAM for LCD Dot Matrix Displays |
| 中文描述： | 132通道液晶內(nèi)置液晶點陣顯示RAM的驅(qū)動程序 |
| 文件頁數(shù)： | 15/71頁 |
| 文件大小： | 472K |
| 代理商： | ML9050 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁
Semiconductor
ML9050/9051
15/71
PEDL9050-02
Display timing generator circuit
This circuit generates the timing signals for the line address circuit and the display data latch
circuit from the display clock. The display data is latched in the display data latch circuit and is
output to the segment drive output pins in synchronization with the display clock. This circuit
generates the timing signals for the line address circuit and the display data latch circuit from the
display clock. The display data is latched in the display data latch circuit and is output to the
segment drive output pins in synchronization with the display clock. The read out of the display
data to the LCD drive circuits is completely independent of the display data RAM access from
the MPU. As a result, there is no bad influence such as flickering on the display even when the
display data RAM is accessed asynchronously during the LCD display. Also, the internal
common timing and LCD frame reversal (FR) signals are generated by this circuit from the
display clock. The drive waveforms of the frame reversal drive method shown in Fig. 5(a) for the
LCD drive circuits are generated by this circuit. Further, the drive waveforms of the line reversal
method shown in Fig. 5(b) can also be generated depending on the issued command.
In the line reversal drive method, it is possible to carry out reverse display drive at every line to
a maximum of 32 lines. Fig. 5(b) shows the waveforms of the 1 line reversal drive method.
RAM
DATA
V
SS
V5
COM1
64 65
1
2
3
4
5
6
V2
V1
V
SS
V4
SEGn
V3
V1
60 61 62 63 64 65
1
2
3
4
5
6
V
SS
V5
COM0
V2
V1
FR
LCDCK
(display clock)
Fig. 5(a) Waveforms in the frame reversal drive method
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ML9051 | 132-Channel LCD Driver with Built-in RAM for LCD Dot Matrix Displays |
| ML9060 | 1/2 DUTY, 160-OUTPUT STATIC LCD DRIVER |
| ML9090-01 | LCD Driver with Key Scanner and RAM(帶鍵掃描和RAM的LCD驅(qū)動器) |
| ML9090-02 | LCD Driver with Key Scanner and RAM(帶鍵掃描和RAM的LCD驅(qū)動器) |
| ML9092-01 | LCD Driver with Key Scanner and RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ML9051 | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:132-Channel LCD Driver with Built-in RAM for LCD Dot Matrix Displays |
| ML9051G | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:132-Channel LCD Driver with Built-in RAM for LCD Dot Matrix Displays |
| ML9055A | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:LCD Controller/Driver |
| ML9055A-02 | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:LCD Controller/Driver |
| ML9055A-02DVVAZ01L | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:LCD Controller/Driver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。