- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378045 > PCI1410GHK (Texas Instruments, Inc.) PC CARD CONTROLLERS PDF資料下載
參數(shù)資料
| 型號： | PCI1410GHK |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | PC CARD CONTROLLERS |
| 中文描述： | PC卡控制器 |
| 文件頁數(shù)： | 36/145頁 |
| 文件大?。?/td> | 606K |
| 代理商： | PCI1410GHK |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當(dāng)前第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁
3–2
3.2
I/O Characteristics
Figure 3–2 shows a 3-state bidirectional buffer. Section 8.2, Recommended Operating Conditions provides the
electrical characteristics of the inputs and outputs.
NOTE:
The PCI1410 meets the ac specifications of the 1997 PC Card Standardand PCI Local
Bus Specification.
Tied for Open Drain
OE
Pad
VCCP
Figure 3–2. 3-State Bidirectional Buffer
NOTE:
Unused pins (input or I/O) must be held high or low to prevent them from floating.
3.3
Clamping Voltages
The clamping voltages are set to match whatever external environment the PCI1410 will be interfaced with: 3.3 V
or 5 V. The I/O sites can be pulled through a clamping diode to a voltage rail that protects the core from external
signals. The core power supply is always 3.3 V and is independent of the clamping voltages. For example, PCI
signaling can be either 3.3 V or 5 V, and the PCI1410 must reliably accommodate both voltage levels. This is
accomplished by using a 3.3-V I/O buffer that is 5-V tolerant, with the applicable clamping voltage applied. If a system
designer desires a 5-V PCI bus, then V
CCP
can be connected to a 5-V power supply.
The PCI1410 requires three separate clamping voltages because it supports a wide range of features. The three
voltages are listed and defined in Section 8.2, Recommended Operating Conditions
3.4
Peripheral Component Interconnect (PCI) Interface
The PCI1410 is fully compliant with the PCI Local Bus Specification The PCI1410 provides all required signals for
PCI master or slave operation, and may operate in either a 5-V or 3.3-V signaling environment by connecting the V
CCP
terminals to the desired voltage level. In addition to the mandatory PCI signals, the PCI1410 provides the optional
interrupt signal INTA.
3.4.1
PCI Bus Lock (LOCK)
The bus-locking protocol defined in the PCI Local Bus Specificationis not highly recommended, but is provided on
the PCI1410 as an additional compatibility feature. The PCI LOCK signal can be routed to the MFUNC4 terminal via
the multifunction routing register. See Section 4.30, Multifunction Routing Register
for details. Note that the use of
LOCK is only supported by PCI-to-CardBus bridges in the downstream direction (away from the processor).
PCI LOCK indicates an atomic operation that may require multiple transactions to complete. When LOCK is asserted,
nonexclusive transactions can proceed to an address that is not currently locked. A grant to start a transaction on
the PCI bus does not guarantee control of LOCK; control of LOCK is obtained under its own protocol. It is possible
for different initiators to use the PCI bus while a single master retains ownership of LOCK. Note that the CardBus
signal for this protocol is CBLOCK to avoid confusion with the bus clock.
An agent may need to do an exclusive operation because a critical access to memory might be broken into several
transactions, but the master wants exclusive rights to a region of memory. The granularity of the lock is defined by
PCI to be 16 bytes, aligned. The LOCK protocol defined by the PCI Local Bus Specificationallows a resource lock
without interfering with nonexclusive real-time data transfer, such as video.
The PCI bus arbiter may be designed to support only complete bus locks using the LOCK protocol. In this scenario,
the arbiter will not grant the bus to any other agent (other than the LOCK master) while LOCK is asserted. A complete
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PCI1510GVF | PC CARD CONTROLLERS |
| PCI1510ZVF | PC CARD CONTROLLERS |
| PCI1520I | PC CARD CONTROLLERS |
| PCI4410A | PC CARD AND OHCI CONTROLLER |
| PCI4510PDV | PC CARD AND INTEGRATED 1394A-2000 OHCI TWO PORT PHY/LINK LAYER CONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PCI1410PGE | 功能描述:外圍驅(qū)動器與原件 - PCI PC CARD CONTROLLER RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| PCI1410RFP | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| PCI1420 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:PC Card Controllers |
| PCI1420EVM | 制造商:Texas Instruments 功能描述:PCI CARD BUS CONTROLLER EVM KIT - Bulk |
| PCI1420GHK | 功能描述:外圍驅(qū)動器與原件 - PCI PC CARD CONTROLLER RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。