![](http://datasheet.mmic.net.cn/330000/PCI1410GHK_datasheet_16443868/PCI1410GHK_77.png)
4–19
4.30 Multifunction Routing Register
The multifunction routing register is used to configure the MFUNC0–MFUNC6 terminals. These terminals may be
configured for various functions. All multifunction terminals default to the general-purpose input configuration. This
register is intended to be programmed once at power-on initialization. The default value for this register may also be
loaded through a serial bus EEPROM. See Table 4–8 for a complete description of the register contents.
Bit
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
Name
Multifunction routing
Type
R
R
R
R
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Default
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Bit
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Name
Multifunction routing
Type
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Default
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Register:
Offset:
Type:
Default:
Multifunction routing
8Ch
Read-only, Read/Write
0000 0000h
Table 4–8. Multifunction Routing Register
BIT
SIGNAL
TYPE
FUNCTION
31–28
RSVD
R
Bits 31–28 return 0s when read.
27–24
MFUNC6
R/W
Multifunction terminal 6 configuration. These bits control the internal signal mapped to the MFUNC6 terminal
as follows:
0000 = RSVD
0100 = IRQ4
1000 = IRQ8
0001 = CLKRUN
0101 = IRQ5
1001 = IRQ9
0010 = IRQ2
0110 = IRQ6
1010 = IRQ10
0011 = IRQ3
0111 = IRQ7
1011 = IRQ11
1100 = IRQ12
1101 = IRQ13
1110 = IRQ14
1111 = IRQ15
23–20
MFUNC5
R/W
Multifunction terminal 5 configuration. These bits control the internal signal mapped to the MFUNC5 terminal
as follows:
0000 = GPI4
0100 = IRQ4
1000 = CAUDPWM
0001 = GPO4
0101 = RSVD
1001 = IRQ9
0010 = PCGNT
0110 = ZVSTAT
1010 = IRQ10
0011 = IRQ3
0111 = ZVSEL0
1011 = IRQ11
1100 = LED_SKT
1101 = LED_SKT
1110 = GPE
1111 = IRQ15
19–16
MFUNC4
R/W
Multifunction terminal 4 configuration. These bits control the internal signal mapped to the MFUNC4 terminal
as follows:
NOTE: When the serial bus mode is implemented by pulling up the VCCD0 and VCCD1 terminals, the
MFUNC4 terminal provides the SCL signaling.
0000 = GPI3
0001 = GPO3
0010 = LOCK PCI
0011 = IRQ3
0100 = IRQ4
0101 = IRQ5
0110 = ZVSTAT
0111 = ZVSEL0
1000 = CAUDPWM
1001 = IRQ9
1010 = IRQ10
1011 = IRQ11
1100 = RI_OUT
1101 = LED_SKT
1110 = GPE
1111 = IRQ15
15–12
MFUNC3
R/W
Multifunction terminal 3 configuration. These bits control the internal signal mapped to the MFUNC3 terminal
as follows:
0000 = RSVD
0100 = IRQ4
1000 = IRQ8
0001 = IRQSER
0101 = IRQ5
1001 = IRQ9
0010 = IRQ2
0110 = IRQ6
1010 = IRQ10
0011 = IRQ3
0111 = IRQ7
1011 = IRQ11
1100 = IRQ12
1101 = IRQ13
1110 = IRQ14
1111 = IRQ15
11–8
MFUNC2
R/W
Multifunction terminal 2 configuration. These bits control the internal signal mapped to the MFUNC2 terminal
as follows:
0000 = GPI2
0100 = IRQ4
1000 = CAUDPWM
0001 = GPO2
0101 = IRQ5
1001 = IRQ9
0010 = PCREQ
0110 = ZVSTAT
1010 = IRQ10
0011 = IRQ3
0111 = ZVSEL0
1011 = IRQ11
1100 = RI_OUT
1101 = RSVD
1110 = GPE
1111 = IRQ7