參數(shù)資料
型號: PI7C8150BMAE
廠商: Pericom
文件頁數(shù): 70/109頁
文件大?。?/td> 0K
描述: IC PCI-PCI BRIDGE ASYNC 208-FQFP
標準包裝: 24
系列: *
應用: *
接口: *
電源電壓: *
封裝/外殼: 208-BFQFP
供應商設備封裝: 208-FQFP(28x28)
包裝: 管件
安裝類型: 表面貼裝
產(chǎn)品目錄頁面: 1227 (CN2011-ZH PDF)
PI7C8150B
ASYNCHRONOUS 2-PORT PCI-TO-PCI BRIDGE
ADVANCE INFORMATION
Page 63 of 109
April 2009 – Revision 1.08
I/O Read induces master abort
I/O Write induces master abort
Memory Write induces master abort
When PI7C8150B receives a target abort or a master abort in response to the delayed
locked read transaction, this status is passed back to the initiator, and no locks are
established on either the target or the initiator bus. PI7C8150B resumes forwarding
unlocked transactions in both directions.
7.2.2
LOCKED TRANSACTION IN UPSTREAM DIRECTION
PI7C8150B ignores upstream lock and transactions. PI7C8150B will pass these
transactions as normal transactions without lock established.
7.3
ENDING EXCLUSIVE ACCESS
After the lock has been acquired on both initiator and target buses, PI7C8150B must
maintain the lock on the target bus for any subsequent locked transactions until the initiator
relinquishes the lock.
The only time a target-retry causes the lock to be relinquished is on the first transaction of a
locked sequence. On subsequent transactions in the sequence,
the target retry has no effect on the status of the lock signal.
An established target lock is maintained until the initiator relinquishes the lock.
PI7C8150B does not know whether the current transaction is the last one in a sequence of
locked transactions until the initiator de-asserts the LOCK_L signal at end of the
transaction.
When the last locked transaction is a delayed transaction, PI7C8150B has already
completed the transaction on the target bus. In this example, as soon as PI7C8150B detects
that the initiator has relinquished the LOCK_L signal by sampling it in the de-asserted state
while FRAME_L is de-asserted, PI7C8150B de-asserts the LOCK_L signal on the target
bus as soon as possible. Because of this behavior, LOCK_L may not be de-asserted until
several cycles after the last locked transaction has been completed on the target bus. As
soon as PI7C8150B has de-asserted LOCK_L to indicate the end of a sequence of locked
transactions, it resumes forwarding unlocked transactions.
When the last locked transaction is a posted write transaction, PI7C8150B de-asserts
LOCK_L on the target bus at the end of the transaction because the lock was relinquished
at the end of the write transaction on the initiator bus.
When PI7C8150B receives a target abort or a master abort in response to a locked delayed
transaction, PI7C8150B returns a target abort or a master abort when the initiator repeats
the locked transaction. The initiator must then de-assert LOCK_L at the end of the
transaction. PI7C8150B sets the appropriate status bits, flagging the abnormal target
termination condition (see Section 3.8). Normal forwarding of unlocked posted and
delayed transactions is resumed.
相關(guān)PDF資料
PDF描述
D38999/26FD15PA CONN PLUG 15POS STRAIGHT W/PINS
D38999/20MC8SN CONN RCPT 8POS WALL MNT W/SCKT
D38999/20MD18SN CONN RCPT 18POS WALL MNT W/SCKT
0510210700 CONN HOUSING 7POS 1.25MM
ADN8102ACPZ IC EQUALIZER 4CH XSTREAM 64LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PI7C8150BMAI 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:ASYNCHRONOUS 2-PORT PCI-TO-PCI BRIDGE
PI7C8150BMAI-33 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:ASYNCHRONOUS 2-PORT PCI-TO-PCI BRIDGE
PI7C8150BMAIE 功能描述:外圍驅(qū)動器與原件 - PCI 2 Port 32B PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PI7C8150BMAIE-33 功能描述:外圍驅(qū)動器與原件 - PCI 2 Port 32B PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PI7C8150BND 功能描述:外圍驅(qū)動器與原件 - PCI 2-Port 32-Bit PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray