![](http://datasheet.mmic.net.cn/330000/PM8315_datasheet_16444435/PM8315_133.png)
STANDARD PRODUCT
PM8315 TEMUX
DATASHEET
PMC-1981125
ISSUE 7
HIGH DENSITY T1/E1 FRAMER WITH
INTEGRATED VT/TU MAPPER AND M13 MUX
PROPRIETARY AND CONFIDENTIAL
118
Table 9
- DS3 synchronizer bit stuffing algorithm.
Row Number
Normal or DS3 AIS
Run Faster
Run Slower
1
S
S
S
2
S
S
S
3
I
I
I
4
S
S
S
5
S
I
S
6
I
I
S
7
S
S
S
8
S
I
S
9
I
I
S
Under microprocessor control, the incoming DS3 stream can be overwritten with
the framed DS3 AIS. When asserting DS3 AIS, a nominal stuff pattern is used
as illustrated above. Please refer to the D3MD functional description section for
a description of the DS3 AIS frame.
The D3MA outputs the STS-1 (STM-0/AU3) with the mapped DS3 onto the Line
Add bus, LADATA[7:0].
9.38 Egress System Interface (ESIF)
The Egress System Interface (ESIF) block provides system side serial clock and
data access as well as H-MVIP access for up to 28 T1 or 21 E1 transmit
streams. There are several master and slave clocking modes for serial clock and
data system side access to the T1 and E1 streams. When enabled for 8.192Mb/s
H-MVIP there are three separate interfaces for data, CAS signaling and CCS
signaling. The H-MVIP signaling interfaces can be used in combination with the
serial clock and data and SBI interface in certain applications. Control of the
system side interface is global to TEMUX and is selected through the
SYSOPT[2:0] bits in the Global Configuration register at address 0001H. The
system interface options are serial clock and data, H-MVIP, SBI bus, SBI bus
with CAS or CCS H-MVIP and serial clock and data with CCS H-MVIP.
Two Clock Master modes provide a serial clock and data egress interface with
per link clocking provided by TEMUX. The clock master modes are Clock Master:
NxChannel and Clock Master: Clear Channel. Four Clock slave modes provide
three serial clock and data egress interfaces and a H-MVIP interface all with