![](http://datasheet.mmic.net.cn/330000/PM8315_datasheet_16444435/PM8315_70.png)
STANDARD PRODUCT
PM8315 TEMUX
DATASHEET
PMC-1981125
ISSUE 7
HIGH DENSITY T1/E1 FRAMER WITH
INTEGRATED VT/TU MAPPER AND M13 MUX
PROPRIETARY AND CONFIDENTIAL
55
Pin Name
Type
Pin
No.
Function
LDDP
Input
AB16
Line Drop Bus Data Parity (LDDP).
The incoming
data parity signal carries the parity of the incoming
signals. The parity calculation encompasses the
LDDATA[7:0] bus and optionally the LDPL signal.
LDPL can be included in the parity calculation by
setting the INCLDPL bit in the Master SONET/SDH
Ingress Configuration register high. Odd parity is
selected by setting the LDOP bit in the Master
SONET/SDH Ingress Configuration register high and
even parity is selected by setting the LDOP bit low.
LDDP is sampled on the rising edge of LREFCLK.
LDC1J1V1
Input
Y16
Line Drop C1/J1 Frame Pulse (LDC1J1V1).
The
input C1/J1/V1 frame pulse identifies the transport
envelope, synchronous payload envelope frame
boundaries and optionallly multiframe alignment on the
incoming SONET stream.
LDC1J1V1 is set high while LDPL is low to mark the
first C1 byte of the transport envelope frame on the
LDDATA[7:0] bus. LDC1J1V1 is set high while LDPL is
high to mark each J1 byte of the synchronous payload
envelope(s) on the LDDATA[7:0] bus. LDC1J1V1 must
be present at every occurrence of the first C1 and all
J1 bytes.
Optionally LDC1J1V1 indicates multiframe alignment
when high during the first V1 bytes of each envelope.
LDC1J1V1 is sampled on the rising edge of LREFCLK.
LDPL
Input
AA16
Line Drop Bus Payload Active (LDPL).
The payload
active signal identifies the bytes on LDDATA[7:0] that
carry payload bytes.
LDPL is set high during path overhead and payload
bytes and low during transport overhead bytes. LDPL
is set high during the H3 byte to indicate a negative
pointer justification and low during the byte following
H3 to indicate a positive pointer justification event.
LDPL is sampled on the rising edge of LREFCLK.