![](http://datasheet.mmic.net.cn/330000/PM8315_datasheet_16444435/PM8315_279.png)
STANDARD PRODUCT
PM8315 TEMUX
DATASHEET
PMC-1981125
ISSUE 7
HIGH DENSITY T1/E1 FRAMER WITH
INTEGRATED VT/TU MAPPER AND M13 MUX
PROPRIETARY AND CONFIDENTIAL
264
In T1 mode, Figure 76, the CEMFP bit is written to logic 1 in the Master Egress
Slave Mode Serial Interface Configuration register, so that CEFP must pulse
once every 12 or 24 frames (for SF and ESF, respectively) on the first frame bit
of the multiframe. If parity checking is enabled, a parity bit should be inserted on
ED[x] in the first bit of each frame. The EFP[x] output will pulse high to mark the
F-bit of each frame in order to indicate frame alignment to an upstream device.
EFP[x] may be configured to mark superframe alignment instead by setting the
EMFP bit in the T1/E1 Serial Interface Configuration register.
In E1 mode EFP[x] may be chosen to indicate alignment of every frame or the
composite CRC and Signaling multiframe alignment as shown in Figure 77, by
setting the EMFP bit in the T1/E1 Serial Interface Configuration register. If parity
checking is enabled, a parity bit should be inserted on ED[x] in the first bit of
each frame.
Figure 78
- T1 Egress Interface Clock Slave: External Signaling mode
1 2 3 4 5 6 7 8 F
A B C D
1 2 3 4 5 6 7 8
A B C D
1 2 3 4 5 6 7 8
A B C D
1 2 3 4 5 6 7 8 F
A BC D
1 2 3 4 5 6 7 8
A B C D
Channel 24
F-bit or Parity
Channel 1
Channel 2
Channel 24
F-bit or Parity
Channel 1
CECLK
ED[x]
ESIG[x]
CEFP
Figure 79
- E1 Egress Interface Clock Slave : External Signaling Mode
Timeslot 0
Timeslot 1
1 2 3 4 5 6 7 8
A B C D
1 2 3 4 5 6 7 8 1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8
A B C D
1 2 3 4 5 6 7 8
Timeslot 31
Parity bit
(if enabled)
Timeslot 31
Parity bit
(if enabled)
Timeslot 0
CECLK
ESIG[x]
CEFP
A B C D
1
ED[x]
The Egress Interface is configured for the Clock slave: External Signaling Mode
by writing to EMODE[2:0] in theT1/E1 Egress Serial Interface Mode Select
register. ED[x] is clocked in on the active edge of CECLK. Frame alignment is
specified by pulses on CEFP. ESIG[x] should carry the signaling bits for each
channel in bits 5,6,7 and 8. These signaling bits will be inserted into the data