- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄225277 > T431616D-5S (Electronic Theatre Controls, Inc.) 1M x 16 SDRAM 512K x 16bit x 2Banks Synchronous DRAM PDF資料下載
參數(shù)資料
| 型號： | T431616D-5S |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 1M x 16 SDRAM 512K x 16bit x 2Banks Synchronous DRAM |
| 中文描述： | 100萬× 16內(nèi)存為512k × 16Bit的X 2Banks同步DRAM |
| 文件頁數(shù)： | 45/74頁 |
| 文件大?。?/td> | 781K |
| 代理商： | T431616D-5S |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁當(dāng)前第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁
TE
CH
tm
T431616D/E
TM Technology Inc. reserves the right
P. 5
Publication Date: FEB. 2007
to change products or specifications without notice.
Revision: A
Operation Mode
Fully synchronous operations are performed to latch the commands at the positive edges of CLK. Table 2 shows the
truth table for the operation commands.
Table 2. Truth Table (Note (1), (2) )
Command
State
CKEn-1 CKEn DQM(6) A11 A10 A0-9 CS# RAS# CAS# WE#
BankActivate
Idle(3)
H
X
V
L
H
BankPrecharge
Any
H
X
V
L
X
L
H
L
PrechargeAll
Any
H
X
H
X
L
H
L
Write
Active(3)
H
X
V
L
V
L
H
L
Write and AutoPrecharge
Active(3)
H
X
V
H
V
L
H
L
Read
Active(3)
H
X
V
L
V
L
H
L
H
Read and Autoprecharge
Active(3)
H
X
V
H
V
L
H
L
H
Mode Register Set
Idle
H
X
V
L
No-Operation
Any
H
X
L
H
Burst Stop
Active(4)
H
X
L
H
L
Device Deselect
Any
H
X
H
X
AutoRefresh
Idle
H
X
L
H
SelfRefresh Entry
Idle
H
L
X
L
H
SelfRefresh Exit
Idle
L
H
X
H
X
(SelfRefresh)
L
H
Clock Suspend Mode Entry
Active
H
L
X
Power Down Mode Entry
Any(5)
H
L
X
H
X
L
H
Clock Suspend Mode Exit
Active
L
H
X
Power Down Mode Exit
Any
L
H
X
H
X
(PowerDown)
L
H
Data Write/Output Enable
Active
H
X
L
X
Data Mask/Output Disable
Active
H
X
H
X
Note:
1. V=Valid X=Don't Care L=Low level H=High level
2. CKEn signal is input level when commands are provided.
CKEn-1 signal is input level one clock cycle before the commands are provided.
3. These are states of bank designated by BS signal.
4. Device state is 1, 2, 4, 8, and full page burst operation.
5. Power Down Mode can not enter in the burst operation.
When this command is asserted in the burst cycle, device state is clock suspend mode.
6. LDQM and UDQM
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| T431616D | 1M x 16 SDRAM 512K x 16bit x 2Banks Synchronous DRAM |
| T431616E | 1M x 16 SDRAM 512K x 16bit x 2Banks Synchronous DRAM |
| T450N | 0 MHz - 10000 MHz 50 ohm RF/MICROWAVE TERMINATION |
| T451N | 0 MHz - 10000 MHz 50 ohm RF/MICROWAVE TERMINATION |
| T523-020.00M | TCXO, CLIPPED SINE OUTPUT, 20 MHz |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| T431616D-5SG | 制造商:TMT 制造商全稱:TMT 功能描述:1M x 16 SDRAM 512K x 16bit x 2Banks Synchronous DRAM |
| T431616D-6C | 制造商:TMT 制造商全稱:TMT 功能描述:1M x 16 SDRAM 512K x 16bit x 2Banks Synchronous DRAM |
| T431616D-6CG | 制造商:TMT 制造商全稱:TMT 功能描述:1M x 16 SDRAM 512K x 16bit x 2Banks Synchronous DRAM |
| T431616D-6S | 制造商:TMT 制造商全稱:TMT 功能描述:1M x 16 SDRAM 512K x 16bit x 2Banks Synchronous DRAM |
| T431616D-6SG | 制造商:TMT 制造商全稱:TMT 功能描述:1M x 16 SDRAM 512K x 16bit x 2Banks Synchronous DRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。