- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371179 > T7121-EL2 T7121 HDLC Interface for ISDN PDF資料下載
參數(shù)資料
| 型號： | T7121-EL2 |
| 英文描述： | T7121 HDLC Interface for ISDN |
| 中文描述： | T7121的HDLC接口用于ISDN |
| 文件頁數(shù)： | 36/68頁 |
| 文件大小： | 685K |
| 代理商： | T7121-EL2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當(dāng)前第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
36
Lucent Technologies Inc.
Data Sheet
April 1997
T7121 HDLC Interface for ISDN (HIFI-64)
Functional Description
(continued)
* The HIFI-64 can transmit on either DXA, DXB, or both. If both pins are selected via these register bits, the same data byte is sent during the
same time slot on both pins.
Table 14. Register R7—Transmit Time-Slot Control Register
R7—B7
DXAC
(0)
R7—B6
DXBC
(0)
R7—B5
TSLT5
(0)
R7—B4
TSLT4
(0)
R7—B3
TSLT3
(0)
R7—B2
TSLT2
(0)
R7—B1
TSLT1
(0)
R7—B0
TSLT
(0)
Register
R7
Bit
Symbol
TSLT0—TSLT5
Transmitter Time Slot.
These 6 bits, representing a value from 0
to 63, coded in binary with bit 0 the LSB, define the transmit time-
slot number for transmission on the chosen pin (DXA and/or DXB).
DXBC
Transmit Data DXB Control.
When this bit is set to 1, data is
transmitted on the DXB pin (pin 17). Setting P17CTL (R5 B7) to 1
overrides the setting of DXBC.
DXAC
Transmit Data DXA Control.
When this bit is set to 1, data is
transmitted on the DXA pin (pin 19).
Name/Function
B(0—5)
R7
B6*
R7
B7*
Table 15. Register R8—Receiver Time-Slot Control Register
R8—B7
DRA/B
(0)
R8—B6
CMS
(0)
R8—B5
RSLT5
(0)
R8—B4
RSLT4
(0)
R8—B3
RSLT3
(0)
R8—B2
RSLT2
(0)
R8—B1
RSLT1
(0)
R8—B0
RSLT0
(0)
Register
R8
Bit
Symbol
Name/Function
B(0—5)
RSLT0—RSLT5
Receiver Time Slot.
These 6 bits, representing a value from 0 to 63,
coded in binary with bit 0 the LSB, define the receive time-slot number
for information received on the chosen receive data pin (DRA or DRB).
CMS
Clock Mode Select.
When set to 1, this bit allows the HIFI-64 to com-
municate with an IOM2 or GCI interface by effectively dividing the data
clock internally by two. (See the serial link interface section for details
on configuring to IOM2 interface.)
DRA/B
Receive Data on DRA or DRB.
This bit determines which pin the
HIFI-64 receiver uses to access received data. When this bit is 0,
received data is expected on the DRA pin. When this bit is set to 1,
received data is expected on the DRB pin. (This option implies
P21CTL [R5—B6] is set to 1.)
R8
B6
R8
B7
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| T7121-PL2 | T7121 HDLC Interface for ISDN |
| T7121 | HDLC Interface for ISDN (HIFI-64)(應(yīng)用于ISDN的HDLC（高階數(shù)據(jù)鏈路）接口) |
| T7502 | T7502 Dual PCM Codec with Filters |
| T7503 | T7503 Dual PCM Codec with Filters |
| T7504 | T7504 and T75504 Quad PCM Codecs with Filters |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| T7-121F1 | 功能描述:撥動開關(guān) ON OFF ON 1 Pole Standard Bat Handle RoHS:否 制造商:OTTO 觸點(diǎn)形式: 開關(guān)功能: 電流額定值: 電壓額定值 AC: 電壓額定值 DC: 功率額定值: 端接類型: 安裝風(fēng)格: 端子密封: 觸點(diǎn)電鍍: 照明: |
| T7-121F5 | 功能描述:撥動開關(guān) ON OFF ON 1 Pole Standard Bat Handle RoHS:否 制造商:OTTO 觸點(diǎn)形式: 開關(guān)功能: 電流額定值: 電壓額定值 AC: 電壓額定值 DC: 功率額定值: 端接類型: 安裝風(fēng)格: 端子密封: 觸點(diǎn)電鍍: 照明: |
| T7-121G1 | 功能描述:撥動開關(guān) (ON) OFF ON 1 Pole Standard Bat Handle RoHS:否 制造商:OTTO 觸點(diǎn)形式: 開關(guān)功能: 電流額定值: 電壓額定值 AC: 電壓額定值 DC: 功率額定值: 端接類型: 安裝風(fēng)格: 端子密封: 觸點(diǎn)電鍍: 照明: |
| T7-121G5 | 功能描述:撥動開關(guān) (ON) OFF ON 1 Pole Standard Bat Handle RoHS:否 制造商:OTTO 觸點(diǎn)形式: 開關(guān)功能: 電流額定值: 電壓額定值 AC: 電壓額定值 DC: 功率額定值: 端接類型: 安裝風(fēng)格: 端子密封: 觸點(diǎn)電鍍: 照明: |
| T7-121H1 | 制造商:OTTO 功能描述:Toggle Switches OFF NONE ON 1 Pole Standard Bat Handle 制造商:OTTO Engineering Inc 功能描述:TOGGLE SWITCH 1 POLE |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。