- 您現(xiàn)在的位置：買賣IC網 > PDF目錄371179 > T7121-EL2 T7121 HDLC Interface for ISDN PDF資料下載
參數(shù)資料
| 型號： | T7121-EL2 |
| 英文描述： | T7121 HDLC Interface for ISDN |
| 中文描述： | T7121的HDLC接口用于ISDN |
| 文件頁數(shù)： | 7/68頁 |
| 文件大?。?/td> | 685K |
| 代理商： | T7121-EL2 |
第1頁第2頁第3頁第4頁第5頁第6頁當前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
Lucent Technologies Inc.
7
Data Sheet
April 1997
T7121 HDLC Interface for ISDN (HIFI-64)
21
CLKR/DRB
I
Receive Clock or Receive Data B.
programming the P21CTL bit in the receiver control register (R5—B6). When
P21CTL is cleared to 0 (default), this pin is the receive data clock (CLKR).
Receive clock frequency must be less than the chip master clock frequency
divided by 2 (fCLKR < fCLK/2). Upon reset, data is received (latched) on the ris-
ing edge of CLKR. Data can be received on the falling edge of the receive clock
by clearing the CLKRI bit in register 9 (R9—B0) to 0. Receive clock rate can be
independent of transmit clock rate.
The functionality of this pin is controlled by
When P21CTL (R5—B6) is set to 1, this pin is configured as Receive Data B
(DRB). Clocking for receive data is obtained from CLKX, while CLKRI (R9—B0)
controls the edge of CLKX used to latch received data. In this mode, data can
be received on DRA or on DRB. DRB is selected by setting the DRA/B bit in reg-
ister 8 (R8—B7) to 1. Data can be optionally inverted (DRI, R11—B7) and
received during a user-selected time slot (registers 8, 9, 11) with bit 0 or bit 7
first (RLBIT R11—B6).
Clock.
This clock controls internal chip operation. It can be from 0 MHz to
12 MHz. Typically it is 6.144 MHz (i.e., SYSCKO from the Lucent T7250C).
Clock frequency must be greater than two times the fastest data clock fre-
quency.
Address Bus.
These four address leads allow the chip to be accessed by a
microprocessor employing separate address and data leads. They are used to
select the internal registers. The ALE pin should be tied high in this mode of
operation.
23
CLK
I
24, 25, 26,
27
A3—A0
I
These pins can be left unconnected when in the multiplexed address/data mode
(internal pull-up resistors are provided).
+5 V Supply.
28
V
DD
—
Table 2. Pin Descriptions
(continued)
Pin
Symbol
Type
Name/Function
Pin Information
(continued)
相關PDF資料 |
PDF描述 |
|---|---|
| T7121-PL2 | T7121 HDLC Interface for ISDN |
| T7121 | HDLC Interface for ISDN (HIFI-64)(應用于ISDN的HDLC（高階數(shù)據(jù)鏈路）接口) |
| T7502 | T7502 Dual PCM Codec with Filters |
| T7503 | T7503 Dual PCM Codec with Filters |
| T7504 | T7504 and T75504 Quad PCM Codecs with Filters |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| T7-121F1 | 功能描述:撥動開關 ON OFF ON 1 Pole Standard Bat Handle RoHS:否 制造商:OTTO 觸點形式: 開關功能: 電流額定值: 電壓額定值 AC: 電壓額定值 DC: 功率額定值: 端接類型: 安裝風格: 端子密封: 觸點電鍍: 照明: |
| T7-121F5 | 功能描述:撥動開關 ON OFF ON 1 Pole Standard Bat Handle RoHS:否 制造商:OTTO 觸點形式: 開關功能: 電流額定值: 電壓額定值 AC: 電壓額定值 DC: 功率額定值: 端接類型: 安裝風格: 端子密封: 觸點電鍍: 照明: |
| T7-121G1 | 功能描述:撥動開關 (ON) OFF ON 1 Pole Standard Bat Handle RoHS:否 制造商:OTTO 觸點形式: 開關功能: 電流額定值: 電壓額定值 AC: 電壓額定值 DC: 功率額定值: 端接類型: 安裝風格: 端子密封: 觸點電鍍: 照明: |
| T7-121G5 | 功能描述:撥動開關 (ON) OFF ON 1 Pole Standard Bat Handle RoHS:否 制造商:OTTO 觸點形式: 開關功能: 電流額定值: 電壓額定值 AC: 電壓額定值 DC: 功率額定值: 端接類型: 安裝風格: 端子密封: 觸點電鍍: 照明: |
| T7-121H1 | 制造商:OTTO 功能描述:Toggle Switches OFF NONE ON 1 Pole Standard Bat Handle 制造商:OTTO Engineering Inc 功能描述:TOGGLE SWITCH 1 POLE |
發(fā)布緊急采購，3分鐘左右您將得到回復。