參數(shù)資料
型號: T7121
廠商: Lineage Power
英文描述: HDLC Interface for ISDN (HIFI-64)(應用于ISDN的HDLC(高階數(shù)據(jù)鏈路)接口)
中文描述: 為ISDN接口的HDLC(高保真- 64)(應用于綜合業(yè)務數(shù)字網的的HDLC(高階數(shù)據(jù)鏈路)接口)
文件頁數(shù): 11/68頁
文件大?。?/td> 685K
代理商: T7121
Lucent Technologies Inc.
11
Data Sheet
April 1997
T7121 HDLC Interface for ISDN (HIFI-64)
Functional Description
(continued)
When HWYEN = 1 and DXAC = 1, pin 17
TSCA
is high.
TSCA
is low during unmasked bits of the selected time slot. Otherwise
The transmitter begins transmission when the transmitter enable ENT bit (R6—B3) is set to 1. Once the ENT bit is
enabled, user data is transmitted on the selected transmit data pin(s) (DXA, DXB, both, or neither). If the transmit-
ter is enabled and no transmit data pin has been selected, the HIFI-64 3-states both pins and the FIFO empties as
if the data were being transmitted. When the transmitter is disabled (ENT = 0), the transmitter continuously trans-
mits 1s on the selected transmit data pin(s) (DXA, DXB, or both). If neither DXA nor DXB is selected, both pins are
3-stated. The microprocessor can load the FIFO as normal while the transmitter is disabled. Disabling the transmit-
ter does not cause a transmitter reset. When the transmitter is disabled after having been enabled, the transmitter
should be reset via a TRES (R6—B5) = 1. Table 3 summarizes the transmit pin behavior based on the four register
bits that can affect it. This table assumes that P17CTL is set to 0 and that, in TDM highway modes, at least one
data bit is unmasked.
* P17CTL = 0 is assumed.
The edge of CLKX (pin 18) used for data transmission is programmable by using CLKXI (R9—B4). Setting CLKXI
to 1 causes the T7121 to transmit data using the positive edge, while setting CLKXI to 0 enables transmission on
the negative edge (DEFAULT). Whenever the clock edge is changed, the transmitter should be reset via TRES
(R6—B5). When a gated clock is used to begin transmission on the first programmed clock edge, the opposite
clock edge must be provided first, after the reset. For example, if a gated clock with a negative edge transmission
is used, a positive edge of the clock should be provided first. This extra edge is only necessary on initial enabling of
the transmitter.
Table 3. Transmit Pin Behavior
HWYEN
(R0—B7)
0
0
0
0
0
1
ENT
(R6—B3)
0
1
1
1
1
0
DXAC
(R7—B7)
X
0
0
1
1
0
DXBC*
(R7—B6)
X
0
1
0
1
0
DXA
(Pin 19)
3-state
3-state
3-state
user data
user data
3-state
DXB
(Pin 17)
3-state
3-state
user data
3-state
user data
3-state
Comments
Reset condition.
Data can be lost.
Concentration highway interface
enabled.
Transmit 1s during user-programmed
time slot until transmitter is enabled.
1
1
1
1
1
1
1
0
0
0
1
1
1
1
0
1
1
0
0
1
1
1
0
1
0
1
0
1
3-state
1s
1s
3-state
3-state
user data
user data
1s
3-state
1s
3-state
user data
3-state
user data
Data can be lost.
相關PDF資料
PDF描述
T7502 T7502 Dual PCM Codec with Filters
T7503 T7503 Dual PCM Codec with Filters
T7504 T7504 and T75504 Quad PCM Codecs with Filters
T7507 T7507 Quad PCM Codec with Filters, Termination Impedance, and Hybrid Balance
T7570 T7570 Programmable PCM Codec with Hybrid-Balance Filter
相關代理商/技術參數(shù)
參數(shù)描述
T7-121A1 制造商:OTTO 功能描述:Toggle Switches ON NONE OFF 1 Pole Standard Bat Handle 制造商:OTTO Engineering Inc 功能描述:Switch Toggle ON None OFF SPST Bat Toggle Screw 16A 115VAC 28VDC Panel Mount with Threads
T7-121A2D 制造商:OTTO 功能描述:Toggle Switches ON NONE OFF 1 Pole Standard LeverLock 制造商:OTTO Engineering Inc 功能描述:1 POLE, SCREW, STD,
T7-121A2G 功能描述:撥動開關 ON NONE OFF 1 Pole Standard LeverLock RoHS:否 制造商:OTTO 觸點形式: 開關功能: 電流額定值: 電壓額定值 AC: 電壓額定值 DC: 功率額定值: 端接類型: 安裝風格: 端子密封: 觸點電鍍: 照明:
T7-121A5 制造商:OTTO 功能描述:Toggle Switches ON NONE OFF 1 Pole Standard Bat Handle 制造商:OTTO Engineering Inc 功能描述:Switch Toggle ON None OFF SPST Bat Toggle Screw 16A 115VAC 28VDC Panel Mount with Threads
T7-121B1 功能描述:撥動開關 ON NONE ON 1 Pole Standard Bat Handle RoHS:否 制造商:OTTO 觸點形式: 開關功能: 電流額定值: 電壓額定值 AC: 電壓額定值 DC: 功率額定值: 端接類型: 安裝風格: 端子密封: 觸點電鍍: 照明: