- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371179 > T7121 (Lineage Power) HDLC Interface for ISDN (HIFI-64)(應(yīng)用于ISDN的HDLC（高階數(shù)據(jù)鏈路）接口) PDF資料下載
參數(shù)資料
| 型號： | T7121 |
| 廠商： | Lineage Power |
| 英文描述： | HDLC Interface for ISDN (HIFI-64)(應(yīng)用于ISDN的HDLC（高階數(shù)據(jù)鏈路）接口) |
| 中文描述： | 為ISDN接口的HDLC（高保真- 64）（應(yīng)用于綜合業(yè)務(wù)數(shù)字網(wǎng)的的HDLC（高階數(shù)據(jù)鏈路）接口） |
| 文件頁數(shù)： | 6/68頁 |
| 文件大?。?/td> | 685K |
| 代理商： | T7121 |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
6
Lucent Technologies Inc.
Data Sheet
April 1997
T7121 HDLC Interface for ISDN (HIFI-64)
17
DXB/
TSCA
O
Transmit Data B or Time-Slot Control for DXA.
user-controlled by the P17CTL bit in the receiver control register (R5—B7).
Clearing the P17CTL bit to 0 selects operation as Transmit Data B. Once DXB
operation is selected, data is transmitted on DXB whenever the DXBC bit in reg-
ister 7 (R7—B6) is set to 1. Data can be configured for transmission on either
CLKX edge (CLKXI, R9—B4), optionally inverted (DXI, R10—B7) and placed in
a user-selected time slot (registers 7, 9, 10) with bit 0 or bit 7 sent first (TLBIT,
R10—B6).
The functionality of this pin is
DXB should be pulled up by an external resistor to prevent random data pat-
terns from propagating through other devices when DXB is 3-stated.
When P17CTL (R5—B7) is set to 1, this pin is configured as
(time-slot control for DXA).
TSCA
when data is being transmitted on DXA over long distances.
ing the valid bit positions of data and is high at all other times.
TSCA
(active-low)
allows use of an external 3-stating bus driver
TSCA
goes low dur-
When an external driver is required, DXAC (R7—B7) must be set to 1. Setting
the P17CTL bit (R5—B7) to 1 overrides the selection of DXBC (R7—B6).
Transmit Clock.
This input clock controls the bit rate for transmitted data. Trans-
mit clock frequency must be less than the chip master clock frequency divided
by 2 (fCLKX < fCLK/2). In the reset configuration, data is transmitted on the fall-
ing edge of CLKX. Data can be transmitted by using the rising edge of CLKX by
setting the CLKX Invert bit (CLKXI) in the bit offset register (R9—B4) to 1. If the
P21CTL bit in the receiver control register (R5—B6) is set to 1, this clock is also
used to receive data. If P21CTL is 0, the transmit clock rate can be independent
of the receive clock rate.
Transmit Data A.
When the DXAC bit in register 7 (R7—B7) is set to 1, data is
transmitted on this pin. If external drivers are not required, both DXAC (R7—B7)
and DXBC (R7—B6) can be set to allow simultaneous transmission of the data
byte on both transmit data pins.
18
CLKX
I
19
DXA
O
Data can be configured for transmission on either CLKX edge (CLKXI, R9—B4),
optionally inverted (DXI, R10—B7) and placed in a user-selected time slot (reg-
isters 7, 9, 10) with bit 0 or bit 7 sent first (TLBIT, R10—B6).
DXA should be pulled up by an external resistor to prevent random data pat-
terns from propagating through other devices when DXA is 3-stated.
Receive Data A.
When the DRA/B bit in register 8 (R8—B7) is cleared to 0,
data is received on this pin. Data can be optionally inverted (DRI, R11—B7),
received on a positive or negative receive clock edge (CLKRI, R9—B0), and
received during a user-selected time slot (registers 8, 9, 11) with bit 0 or bit 7
first (RLBIT, R11—B6).
20
DRA
I
Table 2. Pin Descriptions
(continued)
Pin
Symbol
Type
Name/Function
Pin Information
(continued)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| T7502 | T7502 Dual PCM Codec with Filters |
| T7503 | T7503 Dual PCM Codec with Filters |
| T7504 | T7504 and T75504 Quad PCM Codecs with Filters |
| T7507 | T7507 Quad PCM Codec with Filters, Termination Impedance, and Hybrid Balance |
| T7570 | T7570 Programmable PCM Codec with Hybrid-Balance Filter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| T7-121A1 | 制造商:OTTO 功能描述:Toggle Switches ON NONE OFF 1 Pole Standard Bat Handle 制造商:OTTO Engineering Inc 功能描述:Switch Toggle ON None OFF SPST Bat Toggle Screw 16A 115VAC 28VDC Panel Mount with Threads |
| T7-121A2D | 制造商:OTTO 功能描述:Toggle Switches ON NONE OFF 1 Pole Standard LeverLock 制造商:OTTO Engineering Inc 功能描述:1 POLE, SCREW, STD, |
| T7-121A2G | 功能描述:撥動(dòng)開關(guān) ON NONE OFF 1 Pole Standard LeverLock RoHS:否 制造商:OTTO 觸點(diǎn)形式: 開關(guān)功能: 電流額定值: 電壓額定值 AC: 電壓額定值 DC: 功率額定值: 端接類型: 安裝風(fēng)格: 端子密封: 觸點(diǎn)電鍍: 照明: |
| T7-121A5 | 制造商:OTTO 功能描述:Toggle Switches ON NONE OFF 1 Pole Standard Bat Handle 制造商:OTTO Engineering Inc 功能描述:Switch Toggle ON None OFF SPST Bat Toggle Screw 16A 115VAC 28VDC Panel Mount with Threads |
| T7-121B1 | 功能描述:撥動(dòng)開關(guān) ON NONE ON 1 Pole Standard Bat Handle RoHS:否 制造商:OTTO 觸點(diǎn)形式: 開關(guān)功能: 電流額定值: 電壓額定值 AC: 電壓額定值 DC: 功率額定值: 端接類型: 安裝風(fēng)格: 端子密封: 觸點(diǎn)電鍍: 照明: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。