- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365967 > TSB12LV01B-EP FPGA (Field-Programmable Gate Array) PDF資料下載
參數(shù)資料
| 型號： | TSB12LV01B-EP |
| 英文描述： | FPGA (Field-Programmable Gate Array) |
| 中文描述： | 軍事增強塑料的高性能1394 3.3鏈路層電信。嵌入式 |
| 文件頁數(shù)： | 26/106頁 |
| 文件大?。?/td> | 605K |
| 代理商： | TSB12LV01B-EP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁
2
–
10
BIT
NUMBER
DESCRIPTION
DIR
FUNCTION
BIT NAME
11
LINKON
Link-ON detect
R/W
Set if a link-on pulse is detected on the LINKON input termi-
nal. This bit should be used by software to reactivate the LPS
output to the Phy.
12
ATSTK
Transmitter is
stuck (AT)
R/W
When ATSTK is set, the transmitter has detected invalid data
at the asynchronous transmit-FIFO interface. If the first
quadlet of a packet is not written to the ATF_First or
ATF_First&Update, the underflow of the ATF also causes an
ATStuck interrupt. When this state is entered, no asynchro-
nous packets can be sent until the ATF is cleared by way of
the CLR ATF control bit. Isochronous packets can be sent
while in this state.
13
ATFEMPTY
ATF empty
interrupt
R/W
ATFEMPTY. This bit is set to 1 when the ATF is empty.
14
SNTRJ
Busy
acknowledge
sent by receiver
R/W
When SNTRJ is set, the receiver is forced to send a busy ac-
knowledge to a packet addressed to this node because the
GRF overflowed.
15
HDRERR
Header error
R/W
When HDRERR is set, the receiver detected a header CRC
error on an incoming packet that may have been addressed
to this node.
16
TCERR
Transaction
code error
R/W
When TCERR is set, the transmitter detected an invalid
transaction code in the data at the transmit-FIFO interface.
17
DMACKERR
Data Mover
acknowledge
error
R/W
DM acknowledge error. Set to 1 when the acknowledge re-
ceived is not
ack complete
. When this occurs, DMEN(bit 26)
of the DM Control CFR at04h will be reset to 0 and no more
asynchronous transmit from the DM port will be allowed to
take place until DMEN is set to 1.
18
FIFOACK
FIFO
acknowledge
interrupt
R/W
FIFO ack interrupt. This bit will be set when an acknowledge
from a previous ATF transmit has been received.
19
MCERROR
Micro-interface
error
R/W
Micro-interface error. Set whenever the microcontroller write
protocol is violated.
20
CYSEC
Cycle second
incremented
R/W
When CYSEC is set, the cycle-second field in the cycle timer
register has incremented. This occurs about every second
when the cycle timer is enabled.
21
CYST
Cycle started
R/W
When CYST is set, the transmitter has sent or the receiver
has received a cycle-start packet.
22
CYDNE
Cycle done
R/W
When CYDNE is set, an arbitration gap has been detected
on the bus after the transmission or reception of a cycle-start
packet. This indicates that the isochronous cycle is over.
23
RESERVED
RESERVED
24
CYLST
Cycle lost
R/W
When CYLST is set, the cycle timer has rolled over twice
without the reception of a cycle-start packet. This occurs
only when this node is not the cycle master. All isochronous
traffic stop once CYLST is set. However, asynchronous and
asynchronous streaming traffic will not be affected.
25
CARBFL
Cycle
arbitration failed
R/W
When CARBFL is set, the arbitration to send a cycle-start
packet has failed.
26
ARBGP
Arbitration gap
R/W
When ARBGP is set, the serial bus has been idle for an ar-
bitration reset gap.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSB12LV01BPZ | FPGA (Field-Programmable Gate Array) |
| TSB12LV26-EP | 672-pin FineLine BGA |
| TSB12LV22PZP | OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER |
| TSB12LV26PZ | OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER |
| TSB14AA1 | FPGA (Field-Programmable Gate Array) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSB12LV01BIPZT | 功能描述:1394 接口集成電路 High Perf 1394 3.3V Link Layer RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB12LV01BIPZTEP | 功能描述:1394 接口集成電路 Mil Enh Hi Perf 1394 3.3V Link Layer RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB12LV01BPZ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BUS CONTROLLER |
| TSB12LV01BPZT | 功能描述:1394 接口集成電路 High Perf 1394 3.3V Link Layer RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB12LV01BPZTG4 | 功能描述:1394 接口集成電路 High Perf 1394 3.3V Link Layer RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。