參數(shù)資料
型號(hào)： TSB12LV01B-EP
英文描述： FPGA (Field-Programmable Gate Array)
中文描述： 軍事增強(qiáng)塑料的高性能1394 3.3鏈路層電信。嵌入式
文件頁(yè)數(shù)： 77/106頁(yè)
文件大?。?/td> 605K
代理商： TSB12LV01B-EP
6
–
2
Step 2:
Writing the next (n-1) quadlets of the packet:
a)
Write the first 8-bits of each quadlet to ATF location 54h.
b)
Write the second 8-bits of each quadlet to ATF location 55h.
c)
Write the third 8-bits of each quadlet to ATF location 56h.
d)
Write the fourth 8-bits of each quadlet to ATF location 57h.
The data is not yet confirmed for transmission.
Last (N
th
) quadlet of the packet:
a)
Write the first 8-bits of the quadlet to ATF location 58h.
b)
Write the second 8-bits of the quadlet to ATF location 59h.
c)
Write the third 8-bits of the quadlet to ATF location 5Ah.
d)
Write the fourth 8-bits of the quadlet to ATF location 5Bh.
The data is now confirmed for transmission.
To write to the ATF in a word fashion, the following steps should be followed:
Step 1:
Writing the first quadlet of the packet:
a)
Write the first 16-bits of the quadlet to ATF location 50h.
b)
Write the second 16-bits of the quadlet to ATF location 52h.
The data is not yet confirmed for transmission.
Step 2:
Writing the next (n-1) quadlets of the packet:
a)
Write the first 16-bits of each quadlet to ATF location 54h.
b)
Write the second 16-bits of each quadlet to ATF location 56h.
The data is not yet confirmed for transmission.
Step 3:
Last (N
th
) quadlet of the packet:
a)
Write the first 16-bits of the quadlet to ATF location 58h.
b)
Write the second 16-bits of the quadlet to ATF location 5Ah.
The data is now confirmed for transmission.
All writes to the ATF must be quadlet aligned (i.e., only an even number of write accesses is allowed). If the
first quadlet of a packet is not written to the ATF_First location, the transmitter enters a state denoted by an
ATStuck interrupt. An underflow of the ATF also causes an ATSTK interrupt. When this state is entered, no
asynchronous packets can be sent until the ATF is cleared by way of the ATFCLR control bit (bit 0 at CFR
30h). However isochronous packets may still be sent while the ATF is in this state.
6.3
ATF Burst Access
It is allowable to perform a burst write into location 54h (ATF_Continue), which allows multiple quadlets to
load into ATF, but the data is not confirmed for transmission. It is also allowable to perform burst write to
location 58h (ATF_Continue & Update), which allows multiple quadlets to load into ATF, and the data is
confirmed for transmission. Write accesses to address 5Ch (ATF_Burst Write) writes the whole packet into
the ATF. The first quadlet written into ATF has the control bit set to 1 to indicate this is the first quadlet of
the packet, and the rest of the quadlets have the CD bit set to 0. The last quadlet written into ATF confirms
the packet for transmission.
To do a burst write operation the host bus master must continually drive MCS low. The TSB12LV32 loads
MD0
–
MD15 to the ATF during each rising edge of BCLK while MCS is low. At the same time it asserts MCA
(MCA is always one cycle behind MCS) low. The CD bit is 0 for ATF_Continue and ATF_Continue & Update.
The ATF_First_Update is a unique address location optimised for transmitting zero length isochronous
packets (including asynchronous streaming packets). A zero-length packet contains no data payload, and
only the packet header and header CRC are transmitted.
Step 3:
6.4
Access to the GRF is done with a read from the GRF, which requires a read from address 60h. The GRF
will accumulate self-ID packets upon bus-reset. All quadlets of a self-ID packet are saved in the GRF after
General-Receive-FIFO (GRF)
相關(guān)PDF資料
PDF描述
TSB12LV01BPZ FPGA (Field-Programmable Gate Array)
TSB12LV26-EP 672-pin FineLine BGA
TSB12LV22PZP OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER
TSB12LV26PZ OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER
TSB14AA1 FPGA (Field-Programmable Gate Array)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TSB12LV01BIPZT 功能描述:1394 接口集成電路 High Perf 1394 3.3V Link Layer RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB12LV01BIPZTEP 功能描述:1394 接口集成電路 Mil Enh Hi Perf 1394 3.3V Link Layer RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB12LV01BPZ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BUS CONTROLLER
TSB12LV01BPZT 功能描述:1394 接口集成電路 High Perf 1394 3.3V Link Layer RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB12LV01BPZTG4 功能描述:1394 接口集成電路 High Perf 1394 3.3V Link Layer RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*