![](http://datasheet.mmic.net.cn/180000/V850E1_datasheet_11383765/V850E1_223.png)
APPENDIX F INDEX
223
User’s Manual U14559EJ3V1UM
[P]
PC ........................................................................... 17
Pipeline ................................................................. 166
Pipeline disorder ................................................... 182
Pipeline flow during execution of instructions ........ 171
PREPARE.............................................................. 105
PREPARE instruction (pipeline) ............................ 179
Program counter ...................................................... 17
Program ID register ................................................. 30
Program registers ................................................... 16
Program status word ............................................... 21
PSW ........................................................................ 21
[R]
r0 to r31 ................................................................... 16
reg-reg instruction format ........................................ 43
Register addressing ................................................ 41
Register addressing (register indirect) .................... 40
Register set ............................................................. 15
Register status after reset ..................................... 164
Relative addressing (PC relative) ............................ 39
Reset .................................................................... 164
Restoring from exception trap and debug trap ...... 163
Restoring from interrupt/exception processing ...... 162
RETI ...................................................................... 107
RETI instruction (pipeline) ..................................... 179
[S]
SAR ...................................................................... 109
SASF .................................................................... 110
SATADD ............................................................... 111
SATSUB ................................................................ 112
SATSUBI ............................................................... 113
SATSUBR ............................................................. 114
Saturated operation instructions ............................. 48
Saturated operation instructions (pipeline) ............ 174
SET1 ..................................................................... 115
SET1 instruction (pipeline) .................................... 176
SETF ..................................................................... 116
Shifting to debug mode .......................................... 189
SHL ....................................................................... 118
Short path ............................................................. 187
SHR ...................................................................... 119
SLD.B ................................................................... 120
SLD.BU ................................................................. 121
SLD.H ................................................................... 122
SLD.HU ................................................................. 124
SLD.W .................................................................. 126
SLD instructions ...................................................... 47
SLD instructions (pipeline) .................................... 171
Software exception ............................................... 159
Special instructions ................................................. 49
Special instructions (pipeline) ............................... 176
SST.B ................................................................... 128
SST.H ................................................................... 129
SST.W .................................................................. 131
SST instructions ..................................................... 47
ST.B ..................................................................... 133
ST.H ..................................................................... 134
ST.W .................................................................... 136
ST instructions ........................................................ 47
Stack manipulation instruction format 1 .................. 46
Starting up ............................................................ 165
Store instructions .................................................... 47
Store instructions (pipeline) .................................. 172
STSR .................................................................... 138
STSR instruction (pipeline) ................................... 178
SUB ...................................................................... 139
SUBR ................................................................... 140
SWITCH ............................................................... 141
SWITCH instruction (pipeline) .............................. 180
SXB ...................................................................... 142
SXH ...................................................................... 143
System registers ..................................................... 18
[T]
TRAP .................................................................... 144
TRAP instruction (pipeline) ................................... 180
TST ....................................................................... 145
TST1 ..................................................................... 146
TST1 instruction (pipeline) .................................... 176
[U]
Unconditional branch instructions ......................... 175
Unsigned integer .................................................... 35
[W]
Word ....................................................................... 33
[X]
XOR ...................................................................... 147
XORI ..................................................................... 148
[Z]
ZXB ...................................................................... 149
ZXH ...................................................................... 150