參數(shù)資料
型號(hào): XC6SLX100T-2FG484I
廠商: Xilinx Inc
文件頁(yè)數(shù): 78/89頁(yè)
文件大小: 0K
描述: IC FPGA SPARTAN 6 484FGGBGA
標(biāo)準(zhǔn)包裝: 60
系列: Spartan® 6 LXT
LAB/CLB數(shù): 7911
邏輯元件/單元數(shù): 101261
RAM 位總計(jì): 4939776
輸入/輸出數(shù): 296
電源電壓: 1.14 V ~ 1.26 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 484-BBGA
供應(yīng)商設(shè)備封裝: 484-FBGA
Spartan-6 FPGA Data Sheet: DC and Switching Characteristics
DS162 (v3.0) October 17, 2011
Product Specification
8
SelectIO Interface DC Input and Output Levels
Table 7: Recommended Operating Conditions for User I/Os Using Single-Ended Standards
I/O Standard
VCCO for Drivers(1)
VREF for Inputs
V, Min
V, Nom
V, Max
V, Min
V, Nom
V, Max
LVTTL
3.0
3.3
3.45
VREF is not used for these I/O standards
LVCMOS33
3.0
3.3
3.45
LVCMOS25
2.3
2.5
2.7
LVCMOS18
1.65
1.8
1.95
LVCMOS18_JEDEC
1.65
1.8
1.95
LVCMOS15
1.4
1.5
1.6
LVCMOS15_JEDEC
1.4
1.5
1.6
LVCMOS12
1.1
1.2
1.3
LVCMOS12_JEDEC
1.1
1.2
1.3
PCI33_3(2)
3.0
3.3
3.45
PCI66_3(2)
3.0
3.3
3.45
I2C
2.7
3.0
3.45
SMBUS
2.7
3.0
3.45
SDIO
3.0
3.3
3.45
MOBILE_DDR
1.7
1.8
1.9
HSTL_I
1.4
1.5
1.6
0.68
0.75
0.9
HSTL_II
1.4
1.5
1.6
0.68
0.75
0.9
HSTL_III
1.4
1.5
1.6
0.9
HSTL_I_18
1.7
1.8
1.9
0.8
0.9
1.1
HSTL_II_18
1.7
1.8
1.9
0.9
HSTL_III_18
1.7
1.8
1.9
1.1
SSTL3_I
3.0
3.3
3.45
1.3
1.5
1.7
SSTL3_II
3.0
3.3
3.45
1.3
1.5
1.7
SSTL2_I
2.3
2.5
2.7
1.13
1.25
1.38
SSTL2_II
2.3
2.5
2.7
1.13
1.25
1.38
SSTL18_I
1.7
1.8
1.9
0.833
0.9
0.969
SSTL18_II
1.7
1.8
1.9
0.833
0.9
0.969
SSTL15_II
1.425
1.5
1.575
0.69
0.75
0.81
Notes:
1.
VCCO range required when using I/O standard for an output. Also required for MOBILE_DDR, PCI33_3, LVCMOS18_JEDEC,
LVCMOS15_JEDEC, and LVCMOS12_JEDEC inputs, and for LVCMOS25 inputs when VCCAUX =3.3V.
2.
For PCI systems, the transmitter and receiver should have common supplies for VCCO.
相關(guān)PDF資料
PDF描述
24LC256T-I/ST IC EEPROM 256KBIT 400KHZ 8TSSOP
7-745129-1 CONN FERRULE INNER CRIMP DB15-37
1478764-2 CRIMP KIT 7.5MM
1478764-1 CRIMP KIT 6.0MM
1478764-4 CRIMP KIT 9.5MM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC6SLX100T-2FG676C 制造商:Xilinx 功能描述:FPGA SPARTAN?-6 FAMILY 101261 CELLS 45NM (CMOS) TECHNOLOGY 1 - Trays 制造商:Xilinx 功能描述:IC FPGA 376 I/O 676FCBGA 制造商:Xilinx 功能描述:IC FPGA SPARTAN 6 101K 676BGA
XC6SLX100T-2FG676I 功能描述:IC FPGA SPARTAN 6 676FGGBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Spartan® 6 LXT 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC6SLX100T-2FG900C 制造商:Xilinx 功能描述:FPGA SPARTAN?-6 FAMILY 101261 CELLS 45NM (CMOS) TECHNOLOGY 1 - Trays 制造商:Xilinx 功能描述:IC FPGA SPARTAN 6 101K 900BGA
XC6SLX100T-2FG900I 功能描述:IC FPGA SPARTAN 6 900FGGBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Spartan® 6 LXT 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC6SLX100T-2FGG484C 功能描述:IC FPGA SPARTAN 6 101K 484FGGBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Spartan® 6 LXT 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5