- 您現(xiàn)在的位置：買賣IC網 > PDF目錄9994 > XRT75R03DIVTR-F (Exar Corporation)IC LIU E3/DS3/STS-1 3CH 128LQFP PDF資料下載
參數(shù)資料
| 型號： | XRT75R03DIVTR-F |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 103/135頁 |
| 文件大小： | 0K |
| 描述： | IC LIU E3/DS3/STS-1 3CH 128LQFP |
| 標準包裝： | 750 |
| 類型： | 線路接口裝置（LIU） |
| 驅動器/接收器數(shù)： | 3/3 |
| 規(guī)程： | DS3，E3，STS-1 |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 128-LQFP |
| 供應商設備封裝： | 128-LQFP（14x20） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁當前第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁
XRT75R03D
IV
REV. 1.0.4
THREE CHANNEL E3/DS3/STS-1 LINE
10.6 A REVIEW OF THE DS3 WANDER REQUIREMENTS PER ANSI T1.105.03B-1997. ............................. 118
10.7 A REVIEW OF THE INTRINSIC JITTER AND WANDER CAPABILITIES OF THE XRT75R03D IN A TYPICAL
SYSTEM APPLICATION .............................................................................................................................. 118
10.7.1 INTRINSIC JITTER TEST RESULTS...................................................................................................................... 118
TABLE 32: SUMMARY OF "CATEGORY I INTRINSIC JITTER TEST RESULTS" FOR SONET/DS3 APPLICATIONS................................... 118
10.7.2 WANDER MEASUREMENT TEST RESULTS........................................................................................................ 120
10.8 DESIGNING WITH THE XRT75R03D ......................................................................................................... 120
10.8.1 HOW TO DESIGN AND CONFIGURE THE XRT75R03D TO PERMIT A SYSTEM TO MEET THE ABOVE-MENTIONED
INTRINSIC JITTER AND WANDER REQUIREMENTS .............................................................................................. 120
FIGURE 58. ILLUSTRATION OF THE XRT75R03D BEING CONNECTED TO A MAPPER IC FOR SONET DE-SYNC APPLICATIONS ......... 120
CHANNEL CONTROL REGISTER - CHANNEL 0 ADDRESS LOCATION = 0X06................................................... 121
CHANNEL 1 ADDRESS LOCATION = 0X0E........................................... 121
CHANNEL 2 ADDRESS LOCATION = 0X16 ........................................... 121
CHANNEL CONTROL REGISTER - CHANNEL 0 ADDRESS LOCATION = 0X06................................................... 122
CHANNEL 1 ADDRESS LOCATION = 0X0E................................................ 122
CHANNEL 2 ADDRESS LOCATION = 0X16 ................................................. 122
JITTER ATTENUATOR CONTROL REGISTER - (CHANNEL 0 ADDRESS LOCATION = 0X07................................. 122
CHANNEL 1 ADDRESS LOCATION = 0X0F.................................... 122
CHANNEL 2 ADDRESS LOCATION = 0X17 .................................... 122
JITTER ATTENUATOR CONTROL REGISTER - CHANNEL 0 ADDRESS LOCATION = 0X07.................................. 123
CHANNEL 1 ADDRESS LOCATION = 0X0F.............................. 123
CHANNEL 2 ADDRESS LOCATION = 0X17 .............................. 123
JITTER ATTENUATOR CONTROL REGISTER - CHANNEL 0 ADDRESS LOCATION = 0X07.................................. 123
CHANNEL 1 ADDRESS LOCATION = 0X0F............................. 123
CHANNEL 2 ADDRESS LOCATION = 0X17 ............................. 123
10.8.2 RECOMMENDATIONS ON PRE-PROCESSING THE GAPPED CLOCKS (FROM THE MAPPER/ASIC DEVICE) PRI-
OR TO ROUTING THIS DS3 CLOCK AND DATA-SIGNALS TO THE TRANSMIT INPUTS OF THE XRT75R03D . 123
FIGURE 59. ILLUSTRATION OF MINOR PATTERN P1 .................................................................................................................. 124
FIGURE 60. ILLUSTRATION OF MINOR PATTERN P2 .................................................................................................................. 125
FIGURE 61. ILLUSTRATION OF PROCEDURE WHICH IS USED TO SYNTHESIZE MAJOR PATTERN A ................................................ 125
FIGURE 62. ILLUSTRATION OF MINOR PATTERN P3 .................................................................................................................. 126
FIGURE 63. ILLUSTRATION OF PROCEDURE WHICH IS USED TO SYNTHESIZE PATTERN B............................................................. 126
FIGURE 64. ILLUSTRATION OF THE SUPER PATTERN WHICH IS OUTPUT VIA THE "OC-N TO DS3" MAPPER IC ............................. 127
FIGURE 65. SIMPLE ILLUSTRATION OF THE XRT75R03D BEING USED IN A SONET DE-SYNCHRONIZER" APPLICATION ................... 127
10.8.3 HOW DOES THE XRT75R03D PERMIT THE USER TO COMPLY WITH THE SONET APS RECOVERY TIME RE-
QUIREMENTS OF 50MS (PER TELCORDIA GR-253-CORE)? ................................................................................. 127
TABLE 33: MEASURED APS RECOVERY TIME AS A FUNCTION OF DS3 PPM OFFSET ....................................................................... 128
JITTER ATTENUATOR CONTROL REGISTER - CHANNEL 0 ADDRESS LOCATION = 0X07.................................. 129
CHANNEL 1 ADDRESS LOCATION = 0X0F............................. 129
CHANNEL 2 ADDRESS LOCATION = 0X17 ............................. 129
10.8.4 HOW SHOULD ONE CONFIGURE THE XRT75R03D, IF ONE NEEDS TO SUPPORT "DAISY-CHAIN" TESTING AT
THE END CUSTOMER'S SITE? .................................................................................................................................. 129
JITTER ATTENUATOR CONTROL REGISTER - CHANNEL 0 ADDRESS LOCATION = 0X07.................................. 129
CHANNEL 1 ADDRESS LOCATION = 0X0F.................................... 129
CHANNEL 2 ADDRESS LOCATION = 0X17 .................................... 129
ORDERING INFORMATION ................................................................................................................ 130
PACKAGE DIMENSIONS - 14X20 MM, 128 PIN PACKAGE ............................................................................... 130
REVISIONS................................................................................................................................................. 131
相關PDF資料 |
PDF描述 |
|---|---|
| VE-J3K-MX-S | CONVERTER MOD DC/DC 40V 75W |
| VE-J3B-MX-S | CONVERTER MOD DC/DC 95V 75W |
| VI-B6N-IV-F4 | CONVERTER MOD DC/DC 18.5V 150W |
| VI-B6N-IV-F2 | CONVERTER MOD DC/DC 18.5V 150W |
| ISL267440IUZ | IC INTERFACE |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| XRT75R03ES | 功能描述:時鐘合成器/抖動清除器 3CH T3/E3/STS1LIU+JA 3.3V W/REDUNDANCY RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| XRT75R03IV | 功能描述:外圍驅動器與原件 - PCI 3CHNNEL E3/DS3/STS 1 JITTER ATTENUATOR RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| XRT75R03IV-F | 功能描述:外圍驅動器與原件 - PCI 3-Ch E3/DS3/STS-1 RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| XRT75R03IVTR | 功能描述:時鐘合成器/抖動清除器 3CHNNEL E3/DS3/STS 1 JITTER ATTENUATOR RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| XRT75R03IVTR-F | 功能描述:時鐘合成器/抖動清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。