參數(shù)資料
型號(hào): XRT75R03DIVTR-F
廠商: Exar Corporation
文件頁數(shù): 44/135頁
文件大?。?/td> 0K
描述: IC LIU E3/DS3/STS-1 3CH 128LQFP
標(biāo)準(zhǔn)包裝: 750
類型: 線路接口裝置(LIU)
驅(qū)動(dòng)器/接收器數(shù): 3/3
規(guī)程: DS3,E3,STS-1
電源電壓: 3.135 V ~ 3.465 V
安裝類型: 表面貼裝
封裝/外殼: 128-LQFP
供應(yīng)商設(shè)備封裝: 128-LQFP(14x20)
包裝: 帶卷 (TR)
XRT75R03D
12
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCRONIZER
REV. 1.0.4
71
LOSMUT/
INT
I/O
Muting Upon LOS Enable/Interrupt Output Pin
This input pin is used to configure the Receive Section, in each of the three
channels within the chip, to automatically pull their corresponding Recovered
Data Output pins (e.g. RPOS_n and RNEG_n) to GND anytime and for the
duration that the Receive Section declares the LOS defect condition. In other
words, this feature if enabled will cause the Receive Channel to automatically
mute the Recovered data anytime and for the duration that the Receive Section
declares the LOS defect condition.
"Low" - Disables the Muting upon LOS feature. In this setting the Receive Sec-
tion will NOT automatically mute the Recovered Data whenever it is declaring
the LOS defect condition.
"High" - Enables the Muting upon LOS feature. In this setting the Receive Sec-
tion will automatically mute the Recovered Data whenever it is declaring the
LOS defect condition.
NOTES:
1.
This input pin is will function as the Interrupt Request output pin within
the Microprocessor Serial Interface, if the XRT75R03D has been
configured to operate in the Host Mode.
2.
This configuration setting applies globally to each of the three (3)
channels within the XRT75R03D.
99
LOSTHR
I
Analog LOS Detector Threshold Level Select Input:
This input pin permits the user to select both of the following parameters for the
Analog LOS Detector within each of the three Receive Sections within the
XRT75R03D.
1. The Analog LOS Defect Declaration Threshold (e.g., the maximum signal
level that the Receive Section of a given channel must detect before
declaring the LOS Defect condition), and
2. The Analog LOS Defect Clearance Threshold (e.g., the minimum signal
level that the Receive Section of a given channel must detect before
clearing the LOS Defect condition)
Setting this input pin "High" selects one set of Analog LOS Defect Declaration
and Clearance thresholds. Setting this input pin "Low" selects the other set of
Analog LOS Defect Declaration and Clearance thresholds.
Please see Table 10 for more details.
NOTE:
This input pin is only active if at least one channel within the
XRT75R03D
has been configured to operate in the DS3 or STS-1
Modes.
SYSTEM-SIDE RECEIVE OUTPUT AND RECEIVE CONTROL PINS
PIN #
SIGNAL NAME
TYPE
DESCRIPTION
相關(guān)PDF資料
PDF描述
VE-J3K-MX-S CONVERTER MOD DC/DC 40V 75W
VE-J3B-MX-S CONVERTER MOD DC/DC 95V 75W
VI-B6N-IV-F4 CONVERTER MOD DC/DC 18.5V 150W
VI-B6N-IV-F2 CONVERTER MOD DC/DC 18.5V 150W
ISL267440IUZ IC INTERFACE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XRT75R03ES 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 3CH T3/E3/STS1LIU+JA 3.3V W/REDUNDANCY RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
XRT75R03IV 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 3CHNNEL E3/DS3/STS 1 JITTER ATTENUATOR RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
XRT75R03IV-F 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 3-Ch E3/DS3/STS-1 RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
XRT75R03IVTR 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 3CHNNEL E3/DS3/STS 1 JITTER ATTENUATOR RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
XRT75R03IVTR-F 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel