- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2121 > XRT91L80IB-F (Exar Corporation)IC TXRX SONET/SDH 4BIT 196STBGA PDF資料下載
參數(shù)資料
| 型號： | XRT91L80IB-F |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 2/46頁 |
| 文件大小： | 0K |
| 描述： | IC TXRX SONET/SDH 4BIT 196STBGA |
| 產(chǎn)品變化通告： | XRT91L80IB Obsolescence 6/Sept/2010 |
| 標(biāo)準(zhǔn)包裝： | 126 |
| 類型： | 收發(fā)器 |
| 規(guī)程： | SONET/SDH |
| 電源電壓： | 3.3V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 196-LFBGA |
| 供應(yīng)商設(shè)備封裝： | 196-STBGA（12x12） |
| 包裝： | 托盤 |
第1頁當(dāng)前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
XRT91L80
xr
2.488/2.666 GBPS STS-48/STM-16 SONET/SDH TRANSCEIVER
REV. 1.0.0
8
TXCLKO16P
TXCLKO16N
LVDS
O
N10
N11
Auxiliary Clock Output (155.52/166.63 MHz)
155.52/166.63 MHz auxiliary clock derived from CMU output.
This clock can also be used for the downstream device as a ref-
erence for generating the TXDI[3:0]P/N data and TXPCLKIP/N
clock input. This enables the downstream device and the STS-
48/STM-16 transceiver to be in synchronization. The output of
this pin is controlled by TXCLKO16DIS.
TXCLKO16DIS
LVTTL,
LVCMOS
I
M12
Auxiliary Clock Disable
This pin is used to control the activity of the auxiliary clock.
"Low" = TXCLKO16P/N Enabled
"High" = TXCLKO16P/N Disabled
This pin is provided with an internal pull-down.
LOCKDET_CMU
LVCMOS
O
N2
CMU Lock Detect
This pin is used to monitor the lock condition of the clock multi-
plier unit.
"Low" = CMU Out of Lock
"High" = CMU Locked
OVERFLOW
LVCMOS
O
M13
Transmit FIFO Overflow
This pin is used to monitor the transmit FIFO status.
"Low" = Normal Status
"High" = Overflow Condition
FIFO_RST
LVTTL,
LVCMOS
I
N13
FIFO Control Reset
FIFO_RST should be held "High" for a minimum of 2 TXP-
CLKOP/N cycles after powering up and during manual FIFO
reset. After the FIFO_RST pin is returned "Low," it will take 8 to
10 TXPCLKOP/N cycles for the FIFO to flush out. Upon an
interrupt indication that the FIFO has an overflow condition, this
pin is used to reset or flush out the FIFO.
"Low" = Normal Operation
"High" = Manual FIFO Reset
NOTE: To automatically reset the FIFO, see FIFO_AUTORST
pin.
This pin is provided with an internal pull-down.
FIFO_AUTORST
LVTTL,
LVCMOS
I
N12
Automatic FIFO Overflow Reset
If this pin is set "High", the STS-48/STM-16 transceiver will
automatically flush the FIFO upon an overflow condition. Upon
power-up, the FIFO should be manually reset by setting
FIFO_RST "High" for a minimum of 2 TXPCLKOP/N cycles.
"Low" = Manual FIFO reset required for Overflow Conditions
"High" = Automatically resets FIFO upon Overflow Detection
This pin is provided with an internal pull-down.
TRANSMITTER SECTION
NAME
LEVEL
TYPE
PIN
DESCRIPTION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ZSD100N8TA | IC DRIVER SIREN 8-SOIC |
| ZXCD1210JB16TA | IC AMP AUDIO CLASS D 16QFN |
| ZXFV203N14TC | IC AMP VIDEO CFA 3CHAN 14SOIC |
| 020189 | FAN 115VAC 254X89MM CLE2T2 |
| 020191 | FAN 230VAC 254X89MM CLE3T2 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRT91L81 | 制造商:EXAR 制造商全稱:EXAR 功能描述:2.488/2.666GBPS OC-48/STM-16 SONET/SDH TRANSCEIVER |
| XRT91L81IB | 制造商:EXAR 制造商全稱:EXAR 功能描述:2.488/2.666GBPS OC-48/STM-16 SONET/SDH TRANSCEIVER |
| XRT91L82 | 制造商:EXAR 制造商全稱:EXAR 功能描述:2.488/2.666 GBPS STS-48/STM-16 SONET/SDH TRANSCEIVER |
| XRT91L82ES | 功能描述:總線收發(fā)器 Transceiver RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| XRT91L82IB | 功能描述:總線收發(fā)器 Transceiver RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。