12
Simple System Interface for UltraNAND Flash
/*
/*
/*
/*
/*
/*
/*
/*
/*
/*
/*
/*
/*
/*
/*
/*
/*
/*
/*
/*
/*
/*
/*
/*
/*
/*
/*
/*
/*
/*
/*
/*
/*
/*
/*
/*
/*
/*
/*
/*
/*
/*
/*
/*
/*
/*
/*
/*
/*
/*
/*
/*
/*
V0016 */
V0017 */
V0018 */
V0019 */
V0020 */
V0021 */
V0022 */
V0023 */
V0024 */
V0025 */
V0026 */
V0027 */
V0028 */
V0029 */
V0030 */
V0031 */
V0032 */
V0033 */
V0034 */
V0035 */
V0036 */
V0037 */
V0038 */
V0039 */
V0040 */
V0041 */
V0042 */
V0043 */
V0044 */
V0045 */
V0046 */
V0047 */
V0048 */
V0049 */
V0050 */
V0051 */
V0052 */
V0053 */
V0054 */
V0055 */
V0056 */
V0057 */
V0058 */
V0059 */
V0060 */
V0061 */
V0062 */
V0063 */
V0064 */
V0065 */
V0066 */
V0067 */
V0068 */
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0 1 0 0 0 0 0 0 1
1 1 0 0 0 0 0 0 1
0 1 0 0 0 0 0 0 1
1 1 0 0 0 0 0 0 1
0 1 0 0 0 1 1 0 1
1 1 0 0 0 1 1 0 1
0 1 0 0 1 0 1 0 1
1 1 0 0 1 0 1 0 1
0 1 0 0 1 1 1 0 1
1 1 0 0 1 1 1 0 1
0 1 0 0 0 0 0 0 1
1 1 0 0 0 0 0 0 1
0 1 0 0 0 0 0 0 1
1 1 0 0 0 0 0 0 1
0 1 0 0 1 1 0 0 1
1 1 0 0 1 1 0 0 1
0 1 0 0 0 0 1 0 1
1 1 0 0 0 0 1 0 1
0 1 0 0 0 1 0 0 1
1 1 0 0 0 1 0 0 1
0 1 0 0 0 0 0 0 1
1 1 0 0 0 0 0 0 1
0 1 0 0 0 0 0 0 1
1 1 0 0 0 0 0 0 1
0 1 0 0 0 0 0 0 1
1 1 0 0 0 0 0 0 0
0 1 0 0 0 1 1 0 0
1 1 0 0 0 1 1 0 0
0 1 0 0 1 0 0 0 0
1 1 0 0 1 0 0 0 0
1 0 0 1 1 1 1 0 0
1 1 0 1 1 1 1 0 0
1 0 0 1 1 1 1 0 0
1 1 0 1 1 1 1 0 0
1 0 0 1 1 1 1 0 0
1 1 0 1 1 1 1 0 1
1 0 0 1 1 1 1 0 1
1 1 0 1 1 1 1 0 1
1 0 0 0 0 0 0 0 1
1 1 0 0 0 0 0 0 1
1 0 0 0 0 0 0 0 1
1 1 0 0 0 0 0 0 1
0 1 0 0 1 0 1 0 1
1 1 0 0 1 0 1 0 1
0 1 0 0 1 0 0 0 1
1 1 0 0 1 0 0 0 1
1 1 0 1 1 1 1 1 1
0 1 1 X X 0 1 1 1
1 1 1 X X 0 1 1 1
0 1 1 X X 1 0 1 1
1 1 1 X X 1 0 1 1
0 1 1 X X 0 0 1 1
1 1 1 X X 0 0 1 1
L H L L L L H Z /* Write address
L H L L L H H Z /* idle
L H L L L L H Z /* Write address
L H L L L H H Z /* idle
L L L L L H H Z /* Clear ALE
L L L L L H H Z /* idle
L L H L L H H Z /* Clear SE#
L L H L L H H Z /* idle
L L H H L H H Z /* Clear WP#
L L H H L H H Z /* idle
L L H H L L H Z /* Write data
L L H H L H H Z /* idle
L L H H L L H Z /* Write data
L L H H L H H Z /* idle
L L H L L H H Z /* Set WP#
L L H L L H H Z /* idle
H L H L L L H Z /* Write command - CLE
*/
H L H L L H H Z /* idle
L H H L L H H Z /* Set ALE
L H H L L H H Z /* idle
L H H L L L H Z /* Write address
L H H L L H H Z /* idle
L H H L L L H Z /* Write address
L H H L L H H Z /* idle
L H H L L L H Z /* Write address
L H H L L H H Z /* idle
L L H L L H H Z /* Clear ALE
L L H L L H H Z /* idle
L L L L L H H Z /* Set SE#
L L L L L H H Z /* idle
L L L L L H H L /* Read RY/BY# status
*/
L L L L L H H Z /* idle
L L L L L H H L /* Read RY/BY# status
*/
L L L L L H H Z /* idle
L L L L L H H L /* Read RY/BY# status
*/
L L L L L H H Z /* idle
L L L L L H H H /* Read RY/BY# status
*/
L L L L L H H Z /* idle
L L L L L H L Z /* Read data
L L L L L H H Z /* idle
L L L L L H L Z /* Read data
L L L L L H H Z /* idle
L L H L L H H Z /* Clear SE#
L L H L L H H Z /* idle
L L L L L H H Z /* Set SE#
L L L L L H H Z /* idle
L L L L L H H Z /* Initialize
H L L L L L H Z /* Write command - CLE
*/
H L L L L H H Z /* idle
L H L L L H H Z /* Set ALE
L H L L L H H Z /* idle
L H L L L L H Z /* Write address
L H L L L H H Z /* idle
*/
*/
*/
*/
*/
*/
*/
*/
*/
*/
*/
*/
*/
*/
*/
*/
*/
*/
*/
*/
*/
*/
*/
*/
*/
*/
*/
*/
*/
*/
*/
*/
*/
*/
*/
*/
*/
*/
*/
*/
*/
*/
*/
*/
*/
*/
*/