- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371435 > 28F008S (Intel Corp.) 8-MBit (1 MBit x 8) FLASHFILE Memory(8-M位 (1 M位 x 8)閃速存儲器) PDF資料下載
參數(shù)資料
| 型號： | 28F008S |
| 廠商： | Intel Corp. |
| 英文描述： | 8-MBit (1 MBit x 8) FLASHFILE Memory(8-M位 (1 M位 x 8)閃速存儲器) |
| 中文描述： | 8兆（1兆比特× 8）FLASHFILE內(nèi)存（8米位（1米位× 8）閃速存儲器） |
| 文件頁數(shù)： | 11/28頁 |
| 文件大?。?/td> | 347K |
| 代理商： | 28F008S |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
28F008SA-L
Write
Writes to the Command User Interface enable read-
ing of device data and Intelligent Identifiers. They
also control inspection and clearing of the Status
Register. Additionally, when V
PP
e
V
PPH
, the Com-
mand User Interface controls block erasure and byte
write. The contents of the interface register serve as
input to the internal state machine.
The Command User Interface itself does not occupy
an addressable memory location. The interface reg-
ister is a latch used to store the command and ad-
dress and data information needed to execute the
command. Erase Setup and Erase Confirm com-
mands require both appropriate command data and
an address within the block to be erased. The Byte
Write Setup command requires both appropriate
command data and the address of the location to be
written, while the Byte Write command consists of
the data to be written and the address of the loca-
tion to be written.
The Command User Interface is written by bringing
WE
Y
to a logic-low level (V
IL
) while CE
Y
is low.
Addresses and data are latched on the rising edge
of WE
Y
. Standard microprocessor write timings are
used.
Refer to AC Write Characteristics and the AC Wave-
forms for Write Operations, Figure 11, for specific
timing parameters.
COMMAND DEFINITIONS
When V
PPL
is applied to the V
PP
pin, read opera-
tions from the Status Register, Intelligent Identifiers,
or array blocks are enabled. Placing V
PPH
on V
PP
enables successful byte write and block erase oper-
ations as well.
Device operations are selected by writing specific
commands into the Command User Interface. Table
3 defines the 28F008SA-L commands.
Read Array Command
Upon initial device powerup and after exit from deep
powerdown mode, the 28F008SA-L defaults to
Read Array mode. This operation is also initiated by
writing FFH into the Command User Interface. Mi-
croprocessor read cycles retrieve array data. The
device remains enabled for reads until the Com-
mand User Interface contents are altered. Once the
internal Write State Machine has started a block
erase or byte write operation, the device will not rec-
ognize the Read Array command, until the WSM has
completed its operation. The Read Array command
is functional when V
PP
e
V
PPL
or V
PPH
.
Intelligent Identifier Command
The 28F008SA-L contains an Intelligent Identifier
operation, initiated by writing 90H into the Command
Table 4. Status Register Definitions
WSMS
ESS
ES
BWS
VPPS
R
R
R
7
6
5
4
3
2
1
0
SR.7
e
WRITE STATE MACHINE STATUS
1
e
Ready
0
e
Busy
SR.6
e
ERASE SUSPEND STATUS
1
e
Erase Suspended
0
e
Erase in Progress/Completed
SR.5
e
ERASE STATUS
1
e
Error in Block Erasure
0
e
Successful Block Erase
SR.4
e
BYTE WRITE STATUS
1
e
Error in Byte Write
0
e
Successful Byte Write
SR.3
e
V
PP
STATUS
1
e
V
PP
Low Detect; Operation Abort
0
e
V
PP
OK
SR.2–SR.0
e
RESERVED FOR FUTURE
ENHANCEMENTS
These bits are reserved for future use and
should be masked out when polling the Status
Register.
NOTES:
RY/BY
Y
or the Write State Machine Status bit must first
be checked to determine byte write or block erase com-
pletion, before the Byte Write or Erase Status bit are
checked for success.
If the Byte Write AND Erase Status bits are set to ‘‘1’’s
during a block erase attempt, an improper command se-
quence was entered. Attempt the operation again.
If V
PP
low status is detected, the Status Register must be
cleared before another byte write or block erase opera-
tion is attempted.
The V
PP
Status bit, unlike an A/D converter, does not
provide continuous indication of V
PP
level. The WSM in-
terrogates the V
PP
level only after the byte write or block
erase command sequences have been entered and in-
forms the system if V
PP
has not been switched on. The
V
PP
Status bit is not guaranteed to report accurate feed-
back between V
PPL
and V
PPH
.
11
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 28F0101024K | 28F010 1024K (128K X 8) CMOS FLASH MEMORY |
| 28F010 | 1024K (128K x 8) CMOS FLASH MEMORY |
| 28F016B3 | SMART 3 ADVANCED BOOT BLOCK 4-, 8-, 16-, 32-MBIT FLASH MEMORY FAMILY |
| 28F032B3 | SMART 3 ADVANCED BOOT BLOCK 4-, 8-, 16-, 32-MBIT FLASH MEMORY FAMILY |
| 28F160B3 | SMART 3 ADVANCED BOOT BLOCK 4-, 8-, 16-, 32-MBIT FLASH MEMORY FAMILY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 28F008S3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Byte-Wide Smart 3 Flashfile Memory Family 4 8 and |
| 28F008S5 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BYTE-WIDE SMART 5 FlashFile MEMORY FAMILY 4. 8. AND 16 MBIT |
| 28F008SA | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:8 MBIT (1 MBIT x 8) FLASH MEMORY |
| 28F008SA-L | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:8 MBIT (1 MBIT x 8) FLASH MEMORY |
| 28F008SAT-ZW | 制造商: 功能描述: 制造商:undefined 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。