3802 GROUP USER'S MANUAL
3-8
APPENDIX
3.1 Electrical characteristics
Before
φ ONW input set up time
After
φ ONW input hold time
Before
φ data bus set up time
After
φ data bus hold time
Before RD ONW input set up time
Before WR ONW input set up time
After RD ONW input hold time
After WR ONW input hold time
Before RD data bus set up time
After RD data bus hold time
tsu(ONW–
φ)
th(
φ–ONW)
tsu(DB–
φ)
th(
φ–DB)
tsu(ONW–RD)
tsu(ONW–WR)
th(RD–ONW)
th(WR–ONW)
tsu(DB–RD)
th(RD–DB)
Symbol
Parameter
Limits
Min.
ns
Unit
–20
180
0
–20
185
0
Typ.
Max.
φ clock cycle time
φ clock “H” pulse width
φ clock “L” pulse width
After
φ AD15–AD8 delay time
After
φ AD15–AD8 valid time
After
φ AD7–AD0 delay time
After
φ AD7–AD0 valid time
SYNC delay time
SYNC valid time
RD and WR delay time
RD and WR valid time
After
φ data bus delay time
After
φ data bus valid time
RD pulse width, WR pulse width
(when one-wait is valid)
After AD15–AD8 RD delay time
After AD15–AD8 WR delay time
After AD7–AD0 RD delay time
After AD7–AD0 WR delay time
After RD AD15–AD8 valid time
After WR AD15–AD8 valid time
After RD AD7–AD0 valid time
After WR AD7–AD0 valid time
After WR data bus delay time
After WR data bus valid time
RESETOUT output delay time (Note 1)
RESETOUT output valid time (Note 1)
Symbol
Parameter
Limits
Min.
ns
Unit
tc(XIN)–20
10
3
15
tc(XIN)–20
3tc(XIN)–20
tc(XIN)–145
5
10
0
2tc(XIN)
15
40
20
15
7
10
Typ.
Max.
tc(
φ)
twH(
φ)
twL(
φ)
td(
φ–AH)
tv(
φ–AH)
td(
φ–AL)
tv(
φ–AL)
td(
φ–SYNC)
tv(
φ–SYNC)
td(
φ–WR)
tv(
φ–WR)
td(
φ–DB)
tv(
φ–DB)
twL(RD)
twL(WR)
td(AH–RD)
td(AH–WR)
td(AL–RD)
td(AL–WR)
tv(RD–AH)
tv(WR–AH)
tv(RD–AL)
tv(WR–AL)
td(WR–DB)
tv(WR–DB)
td(RESET–RESETOUT)
tv(
φ–RESET)
Test conditions
Fig. 3.1.1
Note1: The RESETOUT output goes “H” in sync with the fall of the
φ clock that is anywhere between about 8 cycle and 13 cycles after
the RESET input goes “H”.
Table 3.1.12 TIMING REQUIREMENTS IN MEMORY EXPANSION MODE AND MICROPROCESSOR MODE (2)
(VCC = 3.0 V, VSS = 0 V, Ta = –20 to 85
°C, unless otherwise noted)
Table 3.1.13 SWITCHING CHARACTERISTICS 2 IN MEMORY EXPANSION MODE AND MICROPROCESSOR MODE (2)
(VCC = 3.0 V, VSS = 0 V, Ta = –20 to 85
°C, unless otherwise noted)
ns
150
25
15
200
195
300