![](http://datasheet.mmic.net.cn/230000/7540_datasheet_15567442/7540_40.png)
HARDWARE
1-22
7540 Group User
’
s Manual
Fig. 19 Interrupt control
Fig. 20 Structure of Interrupt-related registers
Interrupt disable flag I
Interrupt request
Interrupt request bit
Interrupt enable bit
BRK instruction
Reset
b7 b0
b7 b0
b7 b0
Interrupt edge selection register
(INTEDGE : address 003A
16
, initial value : 00
16
)
INT
0
interrupt edge selection bit
0 : Falling edge active
1 : Rising edge active
INT
1
interrupt edge selection bit
0 : Falling edge active
1 : Rising edge active
Not used (returns
“
0
”
when read)
P0
0
key-on wakeup enable bit
0 : Key-on wakeup enabled
1 : Key-on wakeup disabled
Interrupt request register 1
(IREQ1 : address 003C
16
, initial value : 00
16
)
Serial I/O1 receive interrupt request bit
Serial I/O1 transmit interrupt request bit
INT
0
interrupt request bit
INT
1
interrupt request bit
Key-on wake up interrupt request bit
CNTR
0
interrupt request bit
CNTR
1
interrupt request bit
Timer X interrupt request bit
0 : No interrupt request issued
1 : Interrupt request issued
b7 b0
Interrupt control register 1
(ICON1 : address 003E
16
, initial value : 00
16
)
Serial I/O1 receive interrupt enable bit
Serial I/O1 transmit interrupt enable bit
INT
0
interrupt enable bit
INT
1
interrupt enable bit (Do not write
“
1
”
to this bit for 32-pin version)
Key-on wake up interrupt enable bit
CNTR
0
interrupt enable bit
CNTR
1
interrupt enable bit
Timer X interrupt enable bit
0 : Interrupts disabled
1 : Interrupts enabled
Interrupt request register 2
(IREQ2 : address 003D
16
, initial value : 00
16
)
Timer Y interrupt request bit
Timer Z interrupt request bit
Timer A interrupt request bit
Serial I/O2 interrupt request bit
A-D conversion interrupt request bit
Timer 1 interrupt request bit
Not used (returns
“
0
”
when read)
0 : No interrupt request issued
1 : Interrupt request issued
b7 b0
Interrupt control register 2
(ICON2 : address 003F
16
, initial value : 00
16
)
Timer Y interrupt enable bit
Timer Z interrupt enable bit
Timer A interrupt enable bit
Serial I/O2 interrupt enable bit
A-D conversion interrupt enable bit
Timer 1 interrupt enable bit
Not used (returns
“
0
”
when read)
(Do not write
“
1
”
to this bit)
0 : Interrupts disabled
1 : Interrupts enabled
FUNCTIONAL DESCRIPTION