LPC Interface Bridge Registers (D31:F0)
9-56
Intel
82801BA ICH2 Datasheet
9.8.1.4
GPI_ROUT—GPI Routing Control Register (PM—D31:F0)
Offset Address:
Default Value:
Lockable:
B8h–BBh
0000h
No
Attribute:
Size:
Power Well:
R/W
32-bit
Resume
Note:
GPIOs that are not implemented will not have the corresponding bits implemented in this register.
9.8.1.5
TRP_FWD_EN—IO Monitor Trap Forwarding Enable Register
(PM—D31:F0)
Offset Address:
Default Value:
Lockable:
Power Well:
C0h
00h
No
Core
Attribute:
Size:
Usage:
R/W (Special)
8 bits
Legacy Only
The ICH2 uses this register to enable the monitors to forward cycles to LPC, independent of the
POS_DEC_EN bit and the bits that enable the monitor to generate an SMI#. The only criteria is
that the address passes the decoding logic as determined by the MON[
n
]_TRP_RNG and
MON_TRP_MSK register settings.
Bit
Description
31:30
GPI[15] Route
—R/W. See bits 1:0 for description.
Same pattern for GPI[14] through GPI[3]
5:4
GPI[2] Route
—R/W. See bits 1:0 for description.
3:2
GPI[1] Route
—R/W. See bits 1:0 for description.
1:0
GPI[0] Route
—R/W. GPIO[13:11,8:6,4:3,1:0] can be routed to cause an SMI or SCI when the
GPI[n]_STS bit is set. If the GPIO is not set to an input, this field has no effect.
If the system is in an S1–S5 state and if the GPE1_EN bit is also set, then the GPI can cause a
Wake event, even if the GPI is NOT routed to cause an SMI# or SCI.
00 = No effect.
01 = SMI# (if corresponding GPE1_EN bit is also set)
10 = SCI (if corresponding GPE1_EN bit is also set)
11 = Reserved
Bit
Description
7
Monitor 7 Forward Enable (MON7_FWD_EN
)—R/W.
0 = Disable. Cycles trapped by I/O Monitor 7 will not be forwarded to LPC.
1 = Enable. Cycles trapped by I/O Monitor 7 will be forwarded to LPC.
6
Monitor 6 Forward Enable (MON6_FWD_EN
)—R/W.
0 = Disable. Cycles trapped by I/O Monitor 6 will not be forwarded to LPC.
1 = Enable. Cycles trapped by I/O Monitor 6 will be forwarded to LPC.
5
Monitor 5 Forward Enable (MON5_FWD_EN
)—R/W.
0 = Disable. Cycles trapped by I/O Monitor 5 will not be forwarded to LPC.
1 = Enable. Cycles trapped by I/O Monitor 5 will be forwarded to LPC.
4
Monitor 4 Forward Enable (MON4_FWD_EN
)—R/W.
0 = Disable. Cycles trapped by I/O Monitor 4 will not be forwarded to LPC.
1 = Enable. Cycles trapped by I/O Monitor 4 will be forwarded to LPC.
3:0
Reserved.
Powered by ICminer.com Electronic-Library Service CopyRight 2003