參數(shù)資料
型號(hào): A42MX16-3BG100
廠商: Electronic Theatre Controls, Inc.
英文描述: 40MX and 42MX FPGA Families
中文描述: 40MX和42MX FPGA系列
文件頁(yè)數(shù): 8/120頁(yè)
文件大?。?/td> 854K
代理商: A42MX16-3BG100
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)
105
4958B–AUTO–11/10
Atmel ATA6285/ATA6286 [Preliminary]
Bit 5 - T3CRMB: Timer3 Compare Reset Mask Bit B
The T3CRMB bit must be written to logic one to enable the counter reset if a match of the coun-
ter with the compare register B (T3CORB) occurs. If the T3CRMB bit is written to logic zero, the
counter compare reset is disabled.
Bit 4 - T3SAMB: Timer3 Single Action Mask Bit B
The T3SAMB bit must be written to logic one to enable the single-compare mode, and if the
T3SAMB bit is written to logic zero, the single-compare mode is disabled. After this bit is set, a
compare match of the counter with register B (T3CORB) is generated only one time.
Bit 3 - T3CTMB: Timer3 Compare Toggle Mask Bit B
The T3CTMB bit must be written to logic one to enable the compare toggle, and if the T3CTMB
bit is written to logic zero, the compare toggle is disabled. A match of the counter with the com-
pare register B (T3CORB) toggles the output flip-flop in the modulator of the Timer3.
Bit 2 - T3CRMA: Timer3 Compare Reset Mask Bit A
The T3CRMA bit must be written to logic one to enable the counter reset if a match of the coun-
ter with the compare register A (T3CORA) occurs. If the T3CRMA bit is written to logic zero, the
counter compare reset is disabled.
Bit 1 - T3SAMA: Timer3 Single Action Mask Bit A
The T3SAMA bit must be written to logic one to enable the single-compare mode, and if the
T3SAMA bit is written to logic zero, the single-compare mode is disabled. After this bit is set, a
compare match of the counter with register A (T3CORA) is generated only one time.
Bit 0 - T3CTMA: Timer3 Compare Toggle Mask bit A
The T3CTMA bit must be written to logic one to enable the compare toggle, and if the T3CTMA
bit is written to logic zero, the compare toggle is disabled. A match of the counter with the com-
pare register A (T3CORA) toggles the output flip-flop in the modulator of the Timer3.
3.13.7.5
Timer3 Mode Register A – T3MRA
Bits 7 to 6 – T3ICS1..0: Timer 3 Input Capture Select Bits 1 to 0
The T3ICS1 and T3ICS0 bits select the input capture signal of theTimer3, shown in Table 3-42.
Bit
7
6543210
T3ICS1
T3ICS0
T3CNC
T3CE1
T3CE0
T3CS2
T3CS1
T3CS0
T3MRA
Read/Write
R/W
Initial Value
0
0000000
Table 3-42.
Input Capture Signal Select Bit Description
T3ICS1
T3ICS0
Description
00
T3ICP
01
LFDO
10
CLKT1
11
CLKT2
相關(guān)PDF資料
PDF描述
A42MX16-3PL100 40MX and 42MX FPGA Families
A42MX16-3PL100A 40MX and 42MX FPGA Families
A42MX16-3PQ100A 40MX and 42MX FPGA Families
A42MX16-3VQ100 40MX and 42MX FPGA Families
A42MX16-3VQ100A 40MX and 42MX FPGA Families
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A42MX16-3BG100A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families
A42MX16-3BG100B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families
A42MX16-3BG100ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families
A42MX16-3BG100I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families
A42MX16-3BG100M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families