- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16537 > AD9558/PCBZ (Analog Devices Inc)BOARD EVAL FOR AD9558 PDF資料下載
參數(shù)資料
| 型號： | AD9558/PCBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 103/104頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD9558 |
| 產(chǎn)品變化通告： | AD9558 Minor Metal Mask Change 17/Apr/2012 |
| 設(shè)計資源： | AD9558 Eval Brd BOM AD9558 Schematic |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | * |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁當(dāng)前第103頁第104頁
AD9558
Data Sheet
Rev. B | Page 98 of 104
EEPROM STORAGE SEQUENCE (REGISTER 0x0E10 TO REGISTER 0x0E3C)
The default settings of Register 0x0E10 to Register 0x0E3C contain the default EEPROM instruction sequence. The tables in this section
provide descriptions of the register defaults, based on the assumption that the controller has been instructed to carry out an EEPROM
storage sequence in which all of the registers are stored and loaded by the EEPROM.
Table 114. EEPROM Storage Sequence for System Clock Settings
Address
Bits
Bit Name
Description
0x0E10
[7:0]
EEPROM ID
The default value of this register is 0x01, which the controller interprets as a data instruction. Its decimal
value is 1, so this tells the controller to transfer two bytes of data (1 + 1), beginning at the address that is
specified by the next two bytes. The controller stores 0x01 in the EEPROM and increments the EEPROM
address pointer.
0x0E11
[7:0]
The default value of these two registers is 0x0006. Note that Register 0x0E11 and Register 0x0E12 are
the most significant and least significant bytes of the target address, respectively. Because the previous
register contains a data instruction, these two registers define a starting address (in this case, 0x0006).
The controller stores 0x0006 in the EEPROM and increments the EEPROM pointer by 2. It then transfers
two bytes from the register map (beginning at Address 0x0006) to the EEPROM and increments the
EEPROM address pointer by 3 (two data bytes and one checksum byte). The two bytes transferred
correspond to the system clock parameters in the register map.
0x0E12
[7:0]
0x0E13
[7:0]
System clock
The default value of this register is 0x08, which the controller interprets as a data instruction. Its decimal
value is 8, so this tells the controller to transfer nine bytes of data (8 + 1), beginning at the address that
is specified by the next two bytes. The controller stores 0x08 in the EEPROM and increments the
EEPROM address pointer.
0x0E14
[7:0]
The default value of these two registers is 0x0100. Note that Register 0x0E14 and Register 0x0E15 are
the most significant and least significant bytes of the target address, respectively. Because the previous
register contains a data instruction, these two registers define a starting address (in this case, 0x0100).
The controller stores 0x0100 in the EEPROM and increments the EEPROM pointer by 2. It then transfers
nine bytes from the register map (beginning at Address 0x0100) to the EEPROM and increments the
EEPROM address pointer by 10 (nine data bytes and one checksum byte). The nine bytes transferred
correspond to the system clock parameters in the register map.
0x0E15
[7:0]
0x0E16
[7:0]
I/O update
The default value of this register is 0x80, which the controller interprets as an I/O update instruction.
The controller stores 0x80 in the EEPROM and increments the EEPROM address pointer.
Table 115. EEPROM Storage Sequence for General Configuration Settings
Address
Bits
Bit Name
Description
0x0E17
[7:0]
General
The default value of this register is 0x11, which the controller interprets as a data instruction. Its decimal
value is 17, which tells the controller to transfer 18 bytes of data (17 + 1), beginning at the address that
is specified by the next two bytes. The controller stores 0x11 in the EEPROM and increments the
EEPROM address pointer.
0x0E18
[7:0]
The default value of these two registers is 0x0200. Note that Register 0x0E18 and Register 0x0E19 are
the most significant and least significant bytes of the target address, respectively. Because the previous
register contains a data instruction, these two registers define a starting address (in this case, 0x0200).
The controller stores 0x0200 in the EEPROM and increments the EEPROM pointer by 2. It then transfers
18 bytes from the register map (beginning at Address 0x0200) to the EEPROM and increments the EEPROM
address pointer by 19 (18 data bytes and one checksum byte). The 18 bytes transferred correspond to
the general configuration parameters in the register map.
0x0E19
[7:0]
Table 116. EEPROM Storage Sequence for DPLL Settings
Address
Bits
Bit Name
Description
0x0E1A
[7:0]
DPLL
The default value of this register is 0x2E, which the controller interprets as a data instruction. Its decimal
value is 46, which tells the controller to transfer 47 bytes of data (46 + 1), beginning at the address that
is specified by the next two bytes. The controller stores 0x2E in the EEPROM and increments the EEPROM
address pointer.
0x0E1B
[7:0]
The default value of these two registers is 0x03. Note that Register 0x0E1B and Register 0x0E1C are the
most significant and least significant bytes of the target address, respectively. Because the previous
register contains a data instruction, these two registers define a starting address (in this case, 0x0300).
The controller stores 0x0300 in the EEPROM and increments the EEPROM pointer by 2. It then transfers
47 bytes from the register map (beginning at Address 0x0300) to the EEPROM and increments the EEPROM
address pointer by 48 (47 data bytes and one checksum byte). The 47 bytes transferred correspond to
the DPLL parameters in the register map.
0x0E1C
[7:0]
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GBM22DSAH | CONN EDGECARD 44POS R/A .156 SLD |
| DK-2632-03 | CABLE FIBER OPTIC DUAL LC-SC 3M |
| GEM30DTAS | CONN EDGECARD 60POS R/A .156 SLD |
| GMM12DRXI | CONN EDGECARD 24POS DIP .156 SLD |
| P1330R-105K | INDUCTOR POWER 1000.0UH SMD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9559 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual PLL, Quad Input, Multiservice Line Card Adaptive Clock Translator |
| AD9559/PCBZ | 功能描述:時鐘和定時器開發(fā)工具 Multi-protocol line card dual clock RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類型:Clock Conditioners 工具用于評估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V |
| AD9559BCPZ | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 Multi-protocol line card dual clock RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| AD9559BCPZ-REEL7 | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 Multi-protocol line card dual clock RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| AD9559PCBZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual PLL, Quad Input, Multiservice Line Card Adaptive Clock Translator |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。