- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16537 > AD9558/PCBZ (Analog Devices Inc)BOARD EVAL FOR AD9558 PDF資料下載
參數(shù)資料
| 型號： | AD9558/PCBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 97/104頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD9558 |
| 產(chǎn)品變化通告： | AD9558 Minor Metal Mask Change 17/Apr/2012 |
| 設(shè)計資源： | AD9558 Eval Brd BOM AD9558 Schematic |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | * |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁當(dāng)前第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁
AD9558
Data Sheet
Rev. B | Page 92 of 104
Address
Bits
Bit Name
Description
0x0A0D
[7:4]
Reserved
Reserved.
3
Ref Mon Bypass D
Bypasses the reference monitor for Reference D (default: 0).
2
Ref Mon Bypass C
Bypasses the reference monitor for Reference C (default: 0).
1
Ref Mon Bypass B
Bypasses the reference monitor for Reference B (default: 0).
0
Ref Mon Bypass A
Bypasses the reference monitor for Reference A (default: 0).
QUICK IN/OUT FREQUENCY SOFT PIN CONFIGURATION (REGISTER 0x0C00 TO REGISTER 0x0C08)
Table 100. Soft Pin Program Setting1
Address
Bits
Bit Name
Description
0x0C00
[7:1]
Reserved
Reserved.
0
Enable Soft Pin Section 1
0 (default) = disables the function of soft pin registers in Soft Pin Section 1 (Register
0x0C01 and Register 0x0C02).
1 = enables the function of soft pin registers in Soft Pin Section 1 (Register 0x0C01 to
Register 0x0C02) when the PINCONTROL pin is low at startup and/or reset.
The register in Soft Pin Section 1 configures the part into one of 256 preconfigured
input-to-output frequency translations stored in the on-chip ROM.
The registers in Soft Pin Section 1 (Register 0x0C00 to Register 0x0C02) are ignored
when the PINCONTROL pin is high at power-up and/or reset (which means the hard pin
program is enabled).
0x0C01
[7:4]
Output frequency selection
Selects one of 16 predefined output frequencies as ouptut freqeuncy of the desired
frequency translation and reprograms the free run TW, N2, RF divider, and M0 to M3b
dividers with the value stored in the ROM.
[3:0]
Input frequency selection
Selects one of 16 predefined input frequencies as the input frequency of the desired
frequency translation and reprograms the reference period, R divider, N1, FRAC1, and
MOD1 in four REF profiles with the value stored in the ROM.
0x0C02
[7:2]
Reserved
Reserved.
[1:0]
System clock PLL ref
selection
Selects one of the four predefined system PLL references for the desired frequency
translation and reprograms the system PLL configuration with the value stored in the
ROM. To load values from the ROM, the user must write Register 0x0C07[0] = 1 after writing
this.
System PLL Ref
Register 0x0C02[1:0]
Equivalent System Clock PLL Settings,
Register 0x0100 to Register 0x101[3:0]
Bit 1
Bit 0
12 Bits
1
0
24.576 MHz XTAL, ×2 on, N = 8
2
0
1
49.152 MHz XTAL, ×2 on, N = 8
3
1
0
24.576 MHz XO, ×2 off, N = 16
4
1
49.152 MHz XO, ×2 off, N = 8
0x0C03
[7:1]
Reserved
Reserved.
0
Enable Soft Pin Section 2
0 (default) = disables the function of soft pin registers in Soft Pin Section 2 (Register
0x0C04 to Register 0x0C06).
1 = enables the function of soft pin registers in Soft Pin Section 2 (Register 0x0C04 to
Register 0x0C06) when PINCONTROL pin is low.
0x0C04
[7:4]
Reserved
Reserved.
[3:2]
REFB frequency scale
Scales the the selected input frequency (defined by Register 0x0C01[3:0]) for REFB.
00 (default) = divide-by-1.
01 = divide-by-4.
10 = divide-by-8.
11 = divide-by-16.
For example, if the selected input frequency is 622.08 MHz and Register 0x0C04[3:2] =
11, the new input frequency should be 622.08 MHz/16 = 38.8 MHz
[1:0]
REFA frequency scale
Scales the the selected input frequency (defined by Register 0x0C01[3:0]) for REFA.
00 (default) = divide-by-1.
01 = divide-by-4.
10 = divide-by-8.
11 = divide-by-16.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GBM22DSAH | CONN EDGECARD 44POS R/A .156 SLD |
| DK-2632-03 | CABLE FIBER OPTIC DUAL LC-SC 3M |
| GEM30DTAS | CONN EDGECARD 60POS R/A .156 SLD |
| GMM12DRXI | CONN EDGECARD 24POS DIP .156 SLD |
| P1330R-105K | INDUCTOR POWER 1000.0UH SMD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9559 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual PLL, Quad Input, Multiservice Line Card Adaptive Clock Translator |
| AD9559/PCBZ | 功能描述:時鐘和定時器開發(fā)工具 Multi-protocol line card dual clock RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類型:Clock Conditioners 工具用于評估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V |
| AD9559BCPZ | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 Multi-protocol line card dual clock RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| AD9559BCPZ-REEL7 | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 Multi-protocol line card dual clock RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| AD9559PCBZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual PLL, Quad Input, Multiservice Line Card Adaptive Clock Translator |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。